{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:34:52Z","timestamp":1750221292159,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,2,15]],"date-time":"2018-02-15T00:00:00Z","timestamp":1518652800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,2,15]]},"DOI":"10.1145\/3174243.3174990","type":"proceedings-article","created":{"date-parts":[[2018,2,23]],"date-time":"2018-02-23T16:12:59Z","timestamp":1519402379000},"page":"293-293","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Performance Comparison of Multiples and Target Detection with Imager-driven Processing Mode for Ultrafast-Imager"],"prefix":"10.1145","author":[{"given":"Xiaoyu","family":"Yu","sequence":"first","affiliation":[{"name":"Tencent, Shenzhen, China"}]},{"given":"Dong","family":"Ye","sequence":"additional","affiliation":[{"name":"Harbin Institute of Technology, Harbin, China"}]}],"member":"320","published-online":{"date-parts":[[2018,2,15]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVCG.2016.2518079"},{"key":"e_1_3_2_1_2_1","volume-title":"FPGA acceleration for feature based processing applications.\" Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition Workshops","author":"Van der Wal","year":"2015","unstructured":"Van der Wal , Gooitzen, \" FPGA acceleration for feature based processing applications.\" Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition Workshops . 2015 . Van der Wal, Gooitzen, et al. \"FPGA acceleration for feature based processing applications.\" Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition Workshops. 2015."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"Liu Shaoshan etal \"Computer Architectures for Autonomous Driving.\" Computer 50.8 (2017): 18--25.  Liu Shaoshan et al. \"Computer Architectures for Autonomous Driving.\" Computer 50.8 (2017): 18--25.","DOI":"10.1109\/MC.2017.3001256"},{"key":"e_1_3_2_1_4_1","volume-title":"2016 IEEE International Conference on. IEEE","author":"Petr Va\u00ed","year":"2016","unstructured":"Petr Va\u00ed ?ek, Jan Faigl , and Diar Masri. \"Low-latency image processing for vision-based navigation systems.\" Robotics and Automation (ICRA) , 2016 IEEE International Conference on. IEEE , 2016 . Petr Va\u00ed?ek,Jan Faigl, and Diar Masri. \"Low-latency image processing for vision-based navigation systems.\" Robotics and Automation (ICRA), 2016 IEEE International Conference on. IEEE, 2016."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2220364"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2235720"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2387201"},{"key":"e_1_3_2_1_8_1","volume-title":"2015 IEEE International Workshop of. IEEE","author":"Brenot","year":"2015","unstructured":"Brenot , Francois, Philippe Fillatreau , and Jonathan Piat. \" FPGA based accelerator for visual features detection.\" Electronics, Control, Measurement, Signals and their Application to Mechatronics (ECMSM) , 2015 IEEE International Workshop of. IEEE , 2015 . Brenot, Francois, Philippe Fillatreau, and Jonathan Piat. \"FPGA based accelerator for visual features detection.\" Electronics, Control, Measurement, Signals and their Application to Mechatronics (ECMSM), 2015 IEEE International Workshop of. IEEE, 2015."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW.2013.95"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.40"},{"key":"e_1_3_2_1_11_1","unstructured":"Allied Vision Technical Manual AVT Bonito https:\/\/www.alliedvision.com\/fileadmin\/content\/documents\/products\/cameras\/Bonito\/techman\/Bonito_TechMan.pdf  Allied Vision Technical Manual AVT Bonito https:\/\/www.alliedvision.com\/fileadmin\/content\/documents\/products\/cameras\/Bonito\/techman\/Bonito_TechMan.pdf"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2003.1195991"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/78.978374"},{"key":"e_1_3_2_1_14_1","unstructured":"Ghoniemy S S A. GPU-based Real-Time Multiple Moving Objects Tracking using Integrated Spatial Region Graph for Video Surveillance{J}.  Ghoniemy S S A. GPU-based Real-Time Multiple Moving Objects Tracking using Integrated Spatial Region Graph for Video Surveillance{J}."},{"volume-title":"2014 International Conference on. IEEE","author":"Mahmoudi S A","key":"e_1_3_2_1_15_1","unstructured":"Mahmoudi S A , Manneback P. Multi-GPU based event detection and localization using high definition videos{C}\/\/Multimedia Computing and Systems (ICMCS) , 2014 International Conference on. IEEE , 2014: 81--86. Mahmoudi S A, Manneback P. Multi-GPU based event detection and localization using high definition videos{C}\/\/Multimedia Computing and Systems (ICMCS), 2014 International Conference on. IEEE, 2014: 81--86."},{"volume-title":"Pipeline Architecture and Parallel Computation-Based Real-Time Stereovision Tracking System for Surgical Navigation {J}. Ieee Transactions on Instrumentation and Mea surement","year":"2010","key":"e_1_3_2_1_16_1","unstructured":"ZHOU P, LIU Y, WANG Y T. Pipeline Architecture and Parallel Computation-Based Real-Time Stereovision Tracking System for Surgical Navigation {J}. Ieee Transactions on Instrumentation and Mea surement , 2010 , 59(5): 1240--50. ZHOU P, LIU Y, WANG Y T. Pipeline Architecture and Parallel Computation-Based Real-Time Stereovision Tracking System for Surgical Navigation {J}. Ieee Transactions on Instrumentation and Mea surement, 2010, 59(5): 1240--50."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSMCB.2007.902249"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.801448"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TITS.2012.2206076"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2010.2044963"},{"key":"e_1_3_2_1_21_1","unstructured":"https:\/\/pan.baidu.com\/s\/1kU6VFkb  https:\/\/pan.baidu.com\/s\/1kU6VFkb"},{"key":"e_1_3_2_1_22_1","unstructured":"ftp:\/\/ftp.cs.rdg.ac.uk\/pub\/PETS2001\/  ftp:\/\/ftp.cs.rdg.ac.uk\/pub\/PETS2001\/"},{"key":"e_1_3_2_1_23_1","volume-title":"Connected Component Labeling algorithm for very complex and high-resolution images on an FPGA platform.\" High-Performance Computing in Remote Sensing V","author":"Schwenk","year":"2015","unstructured":"Schwenk , Kurt, and F. Huber . \" Connected Component Labeling algorithm for very complex and high-resolution images on an FPGA platform.\" High-Performance Computing in Remote Sensing V , 2015 . Schwenk, Kurt, and F. Huber. \"Connected Component Labeling algorithm for very complex and high-resolution images on an FPGA platform.\" High-Performance Computing in Remote Sensing V, 2015."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"crossref","unstructured":"YASUAKI ITO and KOJI NAKANO. \"LOW-LATENCY CONNECTED COMPONENT LABELING USING AN FPGA.\" International Journal of Foundations of Computer Science 21.03(2010):405--425.  YASUAKI ITO and KOJI NAKANO. \"LOW-LATENCY CONNECTED COMPONENT LABELING USING AN FPGA.\" International Journal of Foundations of Computer Science 21.03(2010):405--425.","DOI":"10.1142\/S0129054110007337"},{"key":"e_1_3_2_1_25_1","volume-title":"Fast GPU and CPU computing for head position estimation.\" Computer Science and Information Systems IEEE","author":"Szkudlarek M","year":"2015","unstructured":"Szkudlarek , M , and M. Pietruszka . \" Fast GPU and CPU computing for head position estimation.\" Computer Science and Information Systems IEEE , 2015 : 231--240. Szkudlarek, M, and M. Pietruszka. \"Fast GPU and CPU computing for head position estimation.\" Computer Science and Information Systems IEEE, 2015:231--240."}],"event":{"name":"FPGA '18: The 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey CALIFORNIA USA","acronym":"FPGA '18"},"container-title":["Proceedings of the 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3174243.3174990","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:11:33Z","timestamp":1750212693000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3174243.3174990"}},"subtitle":["(Abstract Only)"],"short-title":[],"issued":{"date-parts":[[2018,2,15]]},"references-count":25,"alternative-id":["10.1145\/3174243.3174990","10.1145\/3174243"],"URL":"https:\/\/doi.org\/10.1145\/3174243.3174990","relation":{},"subject":[],"published":{"date-parts":[[2018,2,15]]},"assertion":[{"value":"2018-02-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}