{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:34:52Z","timestamp":1750221292574,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,2,15]],"date-time":"2018-02-15T00:00:00Z","timestamp":1518652800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["1423113"],"award-info":[{"award-number":["1423113"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,2,15]]},"DOI":"10.1145\/3174243.3174997","type":"proceedings-article","created":{"date-parts":[[2018,2,23]],"date-time":"2018-02-23T16:12:59Z","timestamp":1519402379000},"page":"294-294","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["FGC"],"prefix":"10.1145","author":[{"given":"Oluseyi A.","family":"Ayorinde","sequence":"first","affiliation":[{"name":"US Army Research Lab - West (LA), Los Angeles, CA, USA"}]},{"given":"He","family":"Qi","sequence":"additional","affiliation":[{"name":"University of Virginia, Charlottesville, VA, USA"}]},{"given":"Benton H.","family":"Calhoun","sequence":"additional","affiliation":[{"name":"University of Virginia, Charlottesville, VA, USA"}]}],"member":"320","published-online":{"date-parts":[[2018,2,15]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"2nd Annual Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD)","volume":"261","author":"Guccione Steve","year":"1999"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1109\/FCCM.2010.31"},{"volume-title":"Field Programmable Logic and Applications (FPL), 2015 25th International Conference on. 1--8.","author":"Kim Jin Hee","key":"e_1_3_2_1_4_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1145\/360276.360299"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1145\/1837274.1837310"},{"volume-title":"Field Programmable Logic and Application","author":"Poetter Alexandra","key":"e_1_3_2_1_7_1"},{"volume-title":"SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)","year":"2017","author":"Qi He","key":"e_1_3_2_1_8_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1109\/FPL.2015.7293979"},{"doi-asserted-by":"crossref","unstructured":"Anup Kumar Raghavan and Peter Sutton. 2002. JPG-A partial bitstream generation tool to support partial reconfiguration in Virtex FPGAs. In ipdps. IEEE 0155.  Anup Kumar Raghavan and Peter Sutton. 2002. JPG-A partial bitstream generation tool to support partial reconfiguration in Virtex FPGAs. In ipdps. IEEE 0155.","key":"e_1_3_2_1_10_1","DOI":"10.1109\/IPDPS.2002.1016552"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1145\/2145694.2145708"},{"volume-title":"Custom Integrated Circuits Conference (CICC)","year":"2010","author":"Ryan J.F.","key":"e_1_3_2_1_12_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1109\/IPDPS.2005.158"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1109\/ICCD.2015.7357183"}],"event":{"sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"acronym":"FPGA '18","name":"FPGA '18: The 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","location":"Monterey CALIFORNIA USA"},"container-title":["Proceedings of the 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3174243.3174997","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/abs\/10.1145\/3174243.3174997","content-type":"text\/html","content-version":"vor","intended-application":"syndication"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:11:33Z","timestamp":1750212693000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3174243.3174997"}},"subtitle":["A Tool-flow for Generating and Configuring Custom FPGAs(Abstract Only)"],"short-title":[],"issued":{"date-parts":[[2018,2,15]]},"references-count":13,"alternative-id":["10.1145\/3174243.3174997","10.1145\/3174243"],"URL":"https:\/\/doi.org\/10.1145\/3174243.3174997","relation":{},"subject":[],"published":{"date-parts":[[2018,2,15]]},"assertion":[{"value":"2018-02-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}