{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:30:02Z","timestamp":1781886602761,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,3,25]],"date-time":"2018-03-25T00:00:00Z","timestamp":1521936000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,3,25]]},"DOI":"10.1145\/3177540.3177542","type":"proceedings-article","created":{"date-parts":[[2018,3,16]],"date-time":"2018-03-16T12:53:36Z","timestamp":1521204816000},"page":"26-33","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":31,"title":["Challenges in Large FPGA-based Logic Emulation Systems"],"prefix":"10.1145","author":[{"given":"William N.N.","family":"Hung","sequence":"first","affiliation":[{"name":"Synopsys, Mountain View, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Richard","family":"Sun","sequence":"additional","affiliation":[{"name":"Synopsys, Mountain View, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2018,3,25]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Accellera. 2016. Standard Co-Emulation Modeling Interface (SCE-MI) Reference Manual (bibinfoedition2.4 ed.).  Accellera. 2016. Standard Co-Emulation Modeling Interface (SCE-MI) Reference Manual (bibinfoedition2.4 ed.)."},{"key":"e_1_3_2_1_2_1","volume-title":"Proceedings. IEEE Workshop on. IEEE, 142--151","author":"Babb Jonathan","year":"1993","unstructured":"Jonathan Babb , Russell Tessier , and Anant Agarwal . 1993 . Virtual wires: Overcoming pin limitations in FPGA-based logic emulators FPGAs for Custom Computing Machines, 1993 . Proceedings. IEEE Workshop on. IEEE, 142--151 . Jonathan Babb, Russell Tessier, and Anant Agarwal. 1993. Virtual wires: Overcoming pin limitations in FPGA-based logic emulators FPGAs for Custom Computing Machines, 1993. Proceedings. IEEE Workshop on. IEEE, 142--151."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.640619"},{"key":"e_1_3_2_1_4_1","volume-title":"Retrieved","author":"Bailey Brian","year":"2010","unstructured":"Brian Bailey . 2010 . Emulator, accelerator, prototype - what's the difference? (Nov.. 2010) . Retrieved November 26, 2017 from https:\/\/www.eetimes.com\/author.asp'section_id=36&doc_id=1284694 Brian Bailey. 2010. Emulator, accelerator, prototype - what's the difference? (Nov.. 2010). Retrieved November 26, 2017 from https:\/\/www.eetimes.com\/author.asp'section_id=36&doc_id=1284694"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"Dinesh Baviskar and Dinesh Baviskar. 2009. A pipelined simulation approach for logic emulation using multi-FPGA platforms Proceedings of the IEEE International Symposium on Circuits and Systems. 1141 -- 1144.  Dinesh Baviskar and Dinesh Baviskar. 2009. A pipelined simulation approach for logic emulation using multi-FPGA platforms Proceedings of the IEEE International Symposium on Circuits and Systems. 1141 -- 1144.","DOI":"10.1109\/ISCAS.2009.5117962"},{"key":"e_1_3_2_1_6_1","volume-title":"McElvain","author":"Borkovic Drazen","year":"2001","unstructured":"Drazen Borkovic and Kenneth S . McElvain . 2001 . Reducing clock skew in clock gating circuits. U.S. Patent US 7082582B1, granted on July 25, 2007. (Dec. 2001). Drazen Borkovic and Kenneth S. McElvain. 2001. Reducing clock skew in clock gating circuits. U.S. Patent US7082582B1, granted on July 25, 2007. (Dec. 2001)."},{"key":"e_1_3_2_1_7_1","volume-title":"Tutorial on VLSI partitioning","author":"Chen Sao-Jie","year":"2000","unstructured":"Sao-Jie Chen and Chung-Kuan Cheng . 2000. Tutorial on VLSI partitioning . Vol. 11 (01. 2000 ). Sao-Jie Chen and Chung-Kuan Cheng. 2000. Tutorial on VLSI partitioning. Vol. 11 (01. 2000)."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1126\/science.267.5195.175"},{"key":"e_1_3_2_1_9_1","volume-title":"NASA's metric confusion caused Mars orbiter loss. (Sept","author":"CNN.","year":"1999","unstructured":"CNN. 1999. NASA's metric confusion caused Mars orbiter loss. (Sept . 1999 ). http:\/\/www.cnn.com\/TECH\/space\/9909\/30\/mars.metric\/ CNN. 1999. NASA's metric confusion caused Mars orbiter loss. (Sept. 1999). http:\/\/www.cnn.com\/TECH\/space\/9909\/30\/mars.metric\/"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/508352.508353"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277125"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/996070.1009919"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e90-a.12.2810"}],"event":{"name":"ISPD '18: International Symposium on Physical Design","location":"Monterey California USA","acronym":"ISPD '18","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2018 International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3177540.3177542","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3177540.3177542","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:05:50Z","timestamp":1750273550000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3177540.3177542"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3,25]]},"references-count":13,"alternative-id":["10.1145\/3177540.3177542","10.1145\/3177540"],"URL":"https:\/\/doi.org\/10.1145\/3177540.3177542","relation":{},"subject":[],"published":{"date-parts":[[2018,3,25]]},"assertion":[{"value":"2018-03-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}