{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,19]],"date-time":"2026-08-19T01:14:47Z","timestamp":1787102087908,"version":"3.56.0"},"publisher-location":"New York, NY, USA","reference-count":40,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,3,25]],"date-time":"2018-03-25T00:00:00Z","timestamp":1521936000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,3,25]]},"DOI":"10.1145\/3177540.3177554","type":"proceedings-article","created":{"date-parts":[[2018,3,16]],"date-time":"2018-03-16T12:53:36Z","timestamp":1521204816000},"page":"68-73","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":86,"title":["Machine Learning Applications in Physical Design"],"prefix":"10.1145","author":[{"given":"Andrew B.","family":"Kahng","sequence":"first","affiliation":[{"name":"University of California, San Diego, La Jolla, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2018,3,25]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/3035483"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1994.365742"},{"key":"e_1_3_2_1_3_1","unstructured":"S. Bansal and R. Goering \"Making 20nm Design Challenges Manageable\" http:\/\/www.chipdesignmag.com\/pdfs\/chip_design_special_DAC_issue_2012.pdf  S. Bansal and R. Goering \"Making 20nm Design Challenges Manageable\" http:\/\/www.chipdesignmag.com\/pdfs\/chip_design_special_DAC_issue_2012.pdf"},{"key":"e_1_3_2_1_4_1","volume-title":"Athena","author":"Bertsekas D.","year":"1995","unstructured":"D. Bertsekas , Dynamic Programming and Optimal Control , Athena , 1995 . D. Bertsekas, Dynamic Programming and Optimal Control, Athena, 1995."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1016\/0167-6377(94)90065-5"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/3115477.3115803"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428008"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3036669.3036681"},{"key":"e_1_3_2_1_9_1","first-page":"344","volume-title":"Proc. ASP-DAC","author":"Chan T.-B.","year":"2013","unstructured":"T.-B. Chan , A. B. Kahng , J. Li and S. Nath , \" Optimization of Overdrive Signoff \", Proc. ASP-DAC , 2013 , pp. 344 -- 349 . T.-B. Chan, A. B. Kahng, J. Li and S. Nath, \"Optimization of Overdrive Signoff\", Proc. ASP-DAC, 2013, pp. 344--349."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783368"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337745"},{"key":"e_1_3_2_1_12_1","unstructured":"R. Goering \"What's Needed to \"Fix\" Timing Signoff?\" DAC Panel 2013.  R. Goering \"What's Needed to \"Fix\" Timing Signoff?\" DAC Panel 2013."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837421"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.644032"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744776"},{"key":"e_1_3_2_1_16_1","first-page":"1","volume-title":"Proc. DATE","author":"Han S. S.","year":"2014","unstructured":"S. S. Han , A. B. Kahng , S. Nath and A. Vydyanathan , \" A Deep Learning Methodology to Proliferate Golden Signoff Timing \", Proc. DATE , 2014 , pp. 260: 1 -- 260 :6. S. S. Han, A. B. Kahng, S. Nath and A. Vydyanathan, \"A Deep Learning Methodology to Proliferate Golden Signoff Timing\", Proc. DATE, 2014, pp. 260:1--260:6."},{"key":"e_1_3_2_1_17_1","first-page":"885","volume-title":"Proc. ISQED","author":"Jeong K.","year":"2010","unstructured":"K. Jeong and A. B. Kahng ,\" Methodology From Chaos in IC Implementation \", Proc. ISQED , 2010 , pp. 885 -- 892 . K. Jeong and A. B. Kahng,\"Methodology From Chaos in IC Implementation\", Proc. ISQED, 2010, pp. 885--892."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2009.2031789"},{"key":"e_1_3_2_1_19_1","volume-title":"IEEE Design & Test of Computers","author":"Kahng A. B.","year":"2002","unstructured":"A. B. Kahng , \"The Cost of Design\" , IEEE Design & Test of Computers , 2002 . A. B. Kahng, \"The Cost of Design\", IEEE Design & Test of Computers, 2002."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488776"},{"key":"e_1_3_2_1_21_1","volume-title":"DARPA IDEA Workshop presentation","author":"Kahng A. B.","year":"2017","unstructured":"A. B. Kahng , DARPA IDEA Workshop presentation , Arlington , April 2017 . A. B. Kahng, DARPA IDEA Workshop presentation, Arlington, April 2017."},{"key":"e_1_3_2_1_22_1","volume-title":"June","author":"Kahng A. B.","year":"2017","unstructured":"A. B. Kahng , ANSYS Executive Breakfast keynote talk , June 2017 . http:\/\/vlsicad.ucsd.edu\/Presentations\/talk\/Kahng-ANSYS-DACBreakfast_talk_DISTRIBUTED2.pdf A. B. Kahng, ANSYS Executive Breakfast keynote talk, June 2017. http:\/\/vlsicad.ucsd.edu\/Presentations\/talk\/Kahng-ANSYS-DACBreakfast_talk_DISTRIBUTED2.pdf"},{"key":"e_1_3_2_1_23_1","first-page":"405","volume-title":"Proc. ASP-DAC","author":"Kahng A. B.","year":"2018","unstructured":"A. B. Kahng , \"New Directions for Learning-Based IC Design Tools and Methodologies\" , Proc. ASP-DAC , 2018 , pp. 405 -- 410 . A. B. Kahng, \"New Directions for Learning-Based IC Design Tools and Methodologies\", Proc. ASP-DAC, 2018, pp. 405--410."},{"key":"e_1_3_2_1_24_1","volume-title":"ASP-DAC, 2018","author":"Kahng A. B.","year":"2018","unstructured":"A. B. Kahng ,\"Quality, Schedule, and Cost : Design Technology and the Last Semiconductor Scaling Levers\". keynote talk , ASP-DAC, 2018 . http:\/\/vlsicad.ucsd.edu\/ASPDAC18\/ASP-DAC- 2018 -Keynote-Kahng-POSTED.pptx A. B. Kahng,\"Quality, Schedule, and Cost: Design Technology and the Last Semiconductor Scaling Levers\". keynote talk, ASP-DAC, 2018. http:\/\/vlsicad.ucsd.edu\/ASPDAC18\/ASP-DAC-2018-Keynote-Kahng-POSTED.pptx"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160949"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/2561828.2561917"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/SLIP.2013.6681682"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.5555\/2485288.2485726"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/SLIP.2013.6681685"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/SLIP.2015.7171706"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.5555\/558593.850130"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.5555\/846240.850261"},{"key":"e_1_3_2_1_33_1","first-page":"467","article-title":"Integrated Circuit Architecture with Standard Blocks","volume":"6","author":"Katsioulas A.","year":"2002","unstructured":"A. Katsioulas , S. Chow , J. Avidan and D. Fotakis , \" Integrated Circuit Architecture with Standard Blocks \"', U.S. Patent 6 , 467 ,074, 2002 . A. Katsioulas, S. Chow, J. Avidan and D. Fotakis, \"Integrated Circuit Architecture with Standard Blocks\"', U.S. Patent 6,467,074, 2002.","journal-title":"U.S. Patent"},{"key":"e_1_3_2_1_34_1","first-page":"823","article-title":"Method of Designing a Digital Circuit by Correlating Different Static Timing Analyzers","volume":"7","author":"Moon C. W.","year":"2010","unstructured":"C. W. Moon , P. Gupta , P. J. Donehue and A. B. Kahng , \" Method of Designing a Digital Circuit by Correlating Different Static Timing Analyzers \", US Patent 7 , 823 ,098, 2010 . C. W. Moon, P. Gupta, P. J. Donehue and A. B. Kahng, \"Method of Designing a Digital Circuit by Correlating Different Static Timing Analyzers\", US Patent 7,823,098, 2010.","journal-title":"US Patent"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.18626"},{"key":"e_1_3_2_1_36_1","unstructured":"The GSRC METRICS Initiative. http:\/\/vlsicad.ucsd.edu\/GSRC\/metrics\/  The GSRC METRICS Initiative. http:\/\/vlsicad.ucsd.edu\/GSRC\/metrics\/"},{"key":"e_1_3_2_1_37_1","unstructured":"Partitioning- and Placement-based Intrinsic Rent Parameter Evaluation. http:\/\/vlsicad.ucsd.edu\/WLD\/RentCon.pdf  Partitioning- and Placement-based Intrinsic Rent Parameter Evaluation. http:\/\/vlsicad.ucsd.edu\/WLD\/RentCon.pdf"},{"key":"e_1_3_2_1_38_1","unstructured":"\"DARPA Rolls Out Electronics Resurgence Initiative\" https:\/\/www.darpa.mil\/news-events\/2017-09--13  \"DARPA Rolls Out Electronics Resurgence Initiative\" https:\/\/www.darpa.mil\/news-events\/2017-09--13"},{"key":"e_1_3_2_1_39_1","unstructured":"Gate Sizing Benchmarks With Known Optimal Solution.http:\/\/vlsicad.ucsd.edu\/SIZING\/bench\/artificial.html  Gate Sizing Benchmarks With Known Optimal Solution.http:\/\/vlsicad.ucsd.edu\/SIZING\/bench\/artificial.html"},{"key":"e_1_3_2_1_40_1","unstructured":"International Technology Roadmap for Semiconductors. http:\/\/www.itrs2.net\/itrs-reports.html  International Technology Roadmap for Semiconductors. http:\/\/www.itrs2.net\/itrs-reports.html"}],"event":{"name":"ISPD '18: International Symposium on Physical Design","location":"Monterey California USA","acronym":"ISPD '18","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2018 International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3177540.3177554","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3177540.3177554","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:05:50Z","timestamp":1750273550000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3177540.3177554"}},"subtitle":["Recent Results and Directions"],"short-title":[],"issued":{"date-parts":[[2018,3,25]]},"references-count":40,"alternative-id":["10.1145\/3177540.3177554","10.1145\/3177540"],"URL":"https:\/\/doi.org\/10.1145\/3177540.3177554","relation":{},"subject":[],"published":{"date-parts":[[2018,3,25]]},"assertion":[{"value":"2018-03-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}