{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:50:05Z","timestamp":1750308605689,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":10,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,3,25]],"date-time":"2018-03-25T00:00:00Z","timestamp":1521936000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,3,25]]},"DOI":"10.1145\/3177540.3177556","type":"proceedings-article","created":{"date-parts":[[2018,3,16]],"date-time":"2018-03-16T12:53:36Z","timestamp":1521204816000},"page":"56-57","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Concurrent High Performance Processor Design"],"prefix":"10.1145","author":[{"given":"Leon","family":"Stok","sequence":"first","affiliation":[{"name":"IBM, Poughkeepsie, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,3,25]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/3177540.3178241"},{"key":"e_1_3_2_1_2_1","volume-title":"51st Design Automation Conference","author":"Roesner W.","year":"2014","unstructured":"W. Roesner , \"Aspect-Oriented Design - Optimizing So C Verification Via Separation of Concerns,\" in 51st Design Automation Conference , Austin , 2014 . W. Roesner, \"Aspect-Oriented Design - Optimizing SoC Verification Via Separation of Concerns,\" in 51st Design Automation Conference, Austin, 2014."},{"key":"e_1_3_2_1_3_1","volume-title":"San Jose","author":"Safieddine M. H.","year":"2015","unstructured":"M. H. Safieddine , F. A. Zaraket , R. Kanj and W. R. Ali Elzein , \" Methodology for Separation of Design Concerns Using Conservative RTL Flipflop Inference,\" in DVCon , San Jose , 2015 . M. H. Safieddine, F. A. Zaraket, R. Kanj and W. R. Ali Elzein, \"Methodology for Separation of Design Concerns Using Conservative RTL Flipflop Inference,\" in DVCon, San Jose, 2015."},{"key":"e_1_3_2_1_4_1","author":"Jung J.","year":"2018","unstructured":"J. Jung , G.-J. Nam , L. Reddy , I. Jiang and Y. Shin , \"OWARU: Free Space-Aware Timing-Driven Incremental Placement with Critical Path Smoothing\", \" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , 2018 . J. Jung, G.-J. Nam, L. Reddy, I. Jiang and Y. Shin, \"OWARU: Free Space-Aware Timing-Driven Incremental Placement with Critical Path Smoothing\",\" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2018.","journal-title":"\" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3177540.3178237"},{"key":"e_1_3_2_1_6_1","first-page":"1","volume-title":"Ed.","author":"Stok L.","year":"2018","unstructured":"L. Stok , \"EDA3.0 : Implications to Logic Synthesis,\" in Advanced Logic Synthesis, R. D. Andr\u00e9 In\u00e1cio Reis , Ed. , Springer Professional , 2018 , pp. 1 -- 20 . L. Stok, \"EDA3.0: Implications to Logic Synthesis,\" in Advanced Logic Synthesis, R. D. Andr\u00e9 In\u00e1cio Reis, Ed., Springer Professional, 2018, pp. 1--20."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2014.2313451"},{"key":"e_1_3_2_1_8_1","volume-title":"Monterrey","author":"Kalafala K.","year":"2018","unstructured":"K. Kalafala , \"Advances in the use of Graph Databases to Aid in the Timing Analysis of the World's Fastest Microprocessors,\" in TAU , Monterrey , 2018 . K. Kalafala, \"Advances in the use of Graph Databases to Aid in the Timing Analysis of the World's Fastest Microprocessors,\" in TAU, Monterrey, 2018."},{"key":"e_1_3_2_1_9_1","volume-title":"Dresden","author":"Ziegler M. M.","year":"2016","unstructured":"M. M. Ziegler , H.-Y. Liu , G. Gristede , B. Owens , R. Nigaglioni and L. P. Carloni , \" A synthesis-parameter tuning system for autonomous design-space exploration,\" in DATE , Dresden , 2016 . M. M. Ziegler, H.-Y. Liu, G. Gristede, B. Owens, R. Nigaglioni and L. P. Carloni, \"A synthesis-parameter tuning system for autonomous design-space exploration,\" in DATE, Dresden, 2016."},{"issue":"4","key":"e_1_3_2_1_10_1","first-page":"1","volume":"61","author":"Ziegler M. M.","year":"2017","unstructured":"M. M. Ziegler , R. Bertran , A. Buyuktosunoglu and P. Bose , \"Machine learning techniques for taming the complexity of modern hardware design,\" IBM Journal of Research and Development , vol. 61 , no. 4 , pp. 1 -- 13 , 2017 . M. M. Ziegler, R. Bertran, A. Buyuktosunoglu and P. Bose, \"Machine learning techniques for taming the complexity of modern hardware design,\" IBM Journal of Research and Development, vol. 61, no. 4, pp. 1--13, 2017.","journal-title":"\"Machine learning techniques for taming the complexity of modern hardware design,\" IBM Journal of Research and Development"}],"event":{"name":"ISPD '18: International Symposium on Physical Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"ISPD '18"},"container-title":["Proceedings of the 2018 International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3177540.3177556","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3177540.3177556","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:05:50Z","timestamp":1750273550000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3177540.3177556"}},"subtitle":["From Logic to PD in Parallel"],"short-title":[],"issued":{"date-parts":[[2018,3,25]]},"references-count":10,"alternative-id":["10.1145\/3177540.3177556","10.1145\/3177540"],"URL":"https:\/\/doi.org\/10.1145\/3177540.3177556","relation":{},"subject":[],"published":{"date-parts":[[2018,3,25]]},"assertion":[{"value":"2018-03-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}