{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T21:30:52Z","timestamp":1781818252034,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,3,25]],"date-time":"2018-03-25T00:00:00Z","timestamp":1521936000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,3,25]]},"DOI":"10.1145\/3177540.3177560","type":"proceedings-article","created":{"date-parts":[[2018,3,16]],"date-time":"2018-03-16T12:53:36Z","timestamp":1521204816000},"page":"144-151","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":20,"title":["The Pressing Need for Electromigration-Aware Physical Design"],"prefix":"10.1145","author":[{"given":"Jens","family":"Lienig","sequence":"first","affiliation":[{"name":"Dresden University of Technology, Dresden, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Matthias","family":"Thiele","sequence":"additional","affiliation":[{"name":"Dresden University of Technology, Dresden, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2018,3,25]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Technology Roadmap for Semiconductors 2.0 (ITRS)","year":"2015","unstructured":"Int. Technology Roadmap for Semiconductors 2.0 (ITRS) , 2015 Edition , http:\/\/www.itrs2.net\/itrs-reports.html Int. Technology Roadmap for Semiconductors 2.0 (ITRS), 2015 Edition, http:\/\/www.itrs2.net\/itrs-reports.html"},{"key":"e_1_3_2_1_2_1","volume-title":"Technology Roadmap for Semiconductors (ITRS)","year":"2013","unstructured":"Int. Technology Roadmap for Semiconductors (ITRS) , 2013 Edition , 2014. http:\/\/www.itrs2.net\/itrs-reports.html Int. Technology Roadmap for Semiconductors (ITRS), 2013 Edition, 2014. http:\/\/www.itrs2.net\/itrs-reports.html"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.66.075414"},{"key":"e_1_3_2_1_4_1","volume-title":"Integrated Reliability Workshop Final Report","author":"Jonggook K.","year":"1999","unstructured":"K. Jonggook , V. C. Tyree , C. R. Crowell , \"Temperature gradient effects in electromigration using an extended transition probability model and temperature gradient free tests. I. Transition probability model,\" IEEE Int . Integrated Reliability Workshop Final Report ( 1999 ), 24--40. K. Jonggook, V. C. Tyree, C. R. Crowell, \"Temperature gradient effects in electromigration using an extended transition probability model and temperature gradient free tests. I. Transition probability model,\" IEEE Int. Integrated Reliability Workshop Final Report (1999), 24--40."},{"key":"e_1_3_2_1_5_1","volume-title":"37, 1545--1548","author":"Yu X.","year":"1997","unstructured":"X. Yu , K. Weide , \" A study of the thermal-electrical- and mechanical influence on degradation in an aluminum-pad structure,\" Microelectronics and Reliability ( 1997 ), 37, 1545--1548 . X. Yu, K. Weide, \"A study of the thermal-electrical- and mechanical influence on degradation in an aluminum-pad structure,\" Microelectronics and Reliability (1997), 37, 1545--1548."},{"key":"e_1_3_2_1_6_1","volume-title":"Symp. on the Physical and Failure Analysis of Integrated Circuits (IPFA)","author":"Thompson C. V.","year":"2008","unstructured":"C. V. Thompson , \"Using line-length effects to optimize circuit-level reliability,\" 15th Int . Symp. on the Physical and Failure Analysis of Integrated Circuits (IPFA) ( 2008 ), 63--66. C. V. Thompson, \"Using line-length effects to optimize circuit-level reliability,\" 15th Int. Symp. on the Physical and Failure Analysis of Integrated Circuits (IPFA) (2008), 63--66."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.2957057"},{"key":"e_1_3_2_1_8_1","volume-title":"14, 554--556","author":"Tao J.","year":"1993","unstructured":"J. Tao , N. W. Cheung , C. Hu , \" Metal electromigration damage healing under bidirectional current stress,\" IEEE Electron Device Letters ( 1993 ), 14, 554--556 . J. Tao, N. W. Cheung, C. Hu, \"Metal electromigration damage healing under bidirectional current stress,\" IEEE Electron Device Letters (1993), 14, 554--556."},{"key":"e_1_3_2_1_9_1","volume-title":"Academic Press Ltd","author":"Sabnis A. G.","year":"1990","unstructured":"A. G. Sabnis , \" VLSI reliability,\" VLSI Electronics-Microstructure Science , London : Academic Press Ltd ., vol. 22 , 1990 . A. G. Sabnis, \"VLSI reliability,\" VLSI Electronics-Microstructure Science, London: Academic Press Ltd., vol. 22, 1990."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1016\/0920-2307(91)90005-8"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2003.10.020"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2714(03)00273-7"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2003.11.004"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.322842"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/24.294986"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.819899"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1969.16754"},{"key":"e_1_3_2_1_18_1","volume-title":"46, 213--231","author":"Hu C.-K.","year":"2006","unstructured":"C.-K. Hu , L. Gignac , R. Rosenberg , \" Electromigration of Cu\/low dielectric constant interconnects,\" Microelectronics and Reliability ( 2006 ), 46, 213--231 . C.-K. Hu, L. Gignac, R. Rosenberg, \"Electromigration of Cu\/low dielectric constant interconnects,\" Microelectronics and Reliability (2006), 46, 213--231."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.354073"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-319-73558-0","volume-title":"Fundamentals of Electromigration-Aware Integrated Circuit Design","author":"Lienig J.","year":"2018","unstructured":"J. Lienig , M. Thiele , Fundamentals of Electromigration-Aware Integrated Circuit Design , Springer , Cham , ISBN 978--3--319--73557--3 (print), 978--3--319--73558-0 (ebook), 2018 . J. Lienig, M. Thiele, Fundamentals of Electromigration-Aware Integrated Circuit Design, Springer, Cham, ISBN 978--3--319--73557--3 (print), 978--3--319--73558-0 (ebook), 2018."},{"key":"e_1_3_2_1_21_1","volume-title":"6 (1--3), 85--92","author":"Weide-Zaage K.","year":"2003","unstructured":"K. Weide-Zaage , D. Dalleau , X. Yu , \" Static and dynamic analysis of failure locations and void formation in interconnects due to various migration mechanisms,\" Materials Science in Semiconductor Processing ( 2003 ), 6 (1--3), 85--92 . K. Weide-Zaage, D. Dalleau, X. Yu, \"Static and dynamic analysis of failure locations and void formation in interconnects due to various migration mechanisms,\" Materials Science in Semiconductor Processing (2003), 6 (1--3), 85--92."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1572471.1572485"},{"key":"e_1_3_2_1_23_1","volume-title":"11th IEEE Int. Int. Symp. on Quality Electronic Design (ISQED)","author":"Jerke G.","year":"2010","unstructured":"G. Jerke , J. Lienig , \"Early-stage determination of current-density criticality in interconnects,\" Proc . 11th IEEE Int. Int. Symp. on Quality Electronic Design (ISQED) ( 2010 ), 667--774. G. Jerke, J. Lienig, \"Early-stage determination of current-density criticality in interconnects,\" Proc. 11th IEEE Int. Int. Symp. on Quality Electronic Design (ISQED) (2010), 667--774."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2017.8203466"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123017"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996618"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2451916.2451925"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1514932.1514952"},{"key":"e_1_3_2_1_29_1","volume-title":"Conference on Electronics, Circuits and Systems (ICECS 2009)","author":"Nassaj A.","year":"2009","unstructured":"A. Nassaj , J. Lienig , G. Jerke , \"A new methodology for constraint-driven layout design of analog circuits,\" Proc. of the 16th IEEE Int . Conference on Electronics, Circuits and Systems (ICECS 2009) ( 2009 ), 996--999. A. Nassaj, J. Lienig, G. Jerke, \"A new methodology for constraint-driven layout design of analog circuits,\" Proc. of the 16th IEEE Int. Conference on Electronics, Circuits and Systems (ICECS 2009) (2009), 996--999."}],"event":{"name":"ISPD '18: International Symposium on Physical Design","location":"Monterey California USA","acronym":"ISPD '18","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2018 International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3177540.3177560","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3177540.3177560","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:05:50Z","timestamp":1750273550000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3177540.3177560"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3,25]]},"references-count":29,"alternative-id":["10.1145\/3177540.3177560","10.1145\/3177540"],"URL":"https:\/\/doi.org\/10.1145\/3177540.3177560","relation":{},"subject":[],"published":{"date-parts":[[2018,3,25]]},"assertion":[{"value":"2018-03-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}