{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:50:05Z","timestamp":1750308605446,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,3,25]],"date-time":"2018-03-25T00:00:00Z","timestamp":1521936000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,3,25]]},"DOI":"10.1145\/3177540.3177561","type":"proceedings-article","created":{"date-parts":[[2018,3,16]],"date-time":"2018-03-16T12:53:36Z","timestamp":1521204816000},"page":"34-41","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Flexibility"],"prefix":"10.1145","author":[{"given":"Gordon R.","family":"Chiu","sequence":"first","affiliation":[{"name":"Intel Corporation, Toronto, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrew C.","family":"Ling","sequence":"additional","affiliation":[{"name":"Intel Corporation, Toronto, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Davor","family":"Capalija","sequence":"additional","affiliation":[{"name":"Intel Corporation, Toronto, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrew","family":"Bitar","sequence":"additional","affiliation":[{"name":"Intel Corporation, Toronto, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohamed S.","family":"Abdelfattah","sequence":"additional","affiliation":[{"name":"Intel Corporation, Toronto, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,3,25]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689074"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021738"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2015.7393125"},{"key":"e_1_3_2_1_4_1","volume-title":"Keynote at Intel Developer's Forum","author":"Bryant Diane M.","year":"2016","unstructured":"Diane M. Bryant . 2016. Keynote at Intel Developer's Forum 2016 , San Francisco . (August 2016). https:\/\/newsroom.intel.com\/chip-shots\/2016-idf-keynotes-innovation-drives-technology-future-artificial-intelligence\/ Diane M. Bryant. 2016. Keynote at Intel Developer's Forum 2016, San Francisco. (August 2016). https:\/\/newsroom.intel.com\/chip-shots\/2016-idf-keynotes-innovation-drives-technology-future-artificial-intelligence\/"},{"volume-title":"2013 23rd International Conference on Field programmable Logic and Applications. 1--8.","author":"Capalija D.","key":"e_1_3_2_1_5_1","unstructured":"D. Capalija and T. S. Abdelrahman . 2013. A high-performance overlay architecture for pipelined execution of data flow graphs . In 2013 23rd International Conference on Field programmable Logic and Applications. 1--8. D. Capalija and T. S. Abdelrahman. 2013. A high-performance overlay architecture for pipelined execution of data flow graphs. In 2013 23rd International Conference on Field programmable Logic and Applications. 1--8."},{"volume-title":"2014 24th International Conference on Field Programmable Logic and Applications (FPL). 1--8.","author":"Capalija D.","key":"e_1_3_2_1_6_1","unstructured":"D. Capalija and T. S. Abdelrahman . 2014. Tile-based bottom-up compilation of custom mesh-of-functional-units FPGA overlays . In 2014 24th International Conference on Field Programmable Logic and Applications (FPL). 1--8. D. Capalija and T. S. Abdelrahman. 2014. Tile-based bottom-up compilation of custom mesh-of-functional-units FPGA overlays. In 2014 24th International Conference on Field Programmable Logic and Applications (FPL). 1--8."},{"key":"e_1_3_2_1_7_1","unstructured":"Eric et. al Chung. 2017. Accelerating persistent neural networks at datacenter scale. HotChips.  Eric et. al Chung. 2017. Accelerating persistent neural networks at datacenter scale. HotChips."},{"key":"e_1_3_2_1_8_1","unstructured":"NVidia Corporation. 2017. NVidia TensorRT. (2017).  NVidia Corporation. 2017. NVidia TensorRT. (2017)."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11263-015-0816-y"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339272"},{"key":"e_1_3_2_1_12_1","volume-title":"Deep Learning with INT8 Optimization on Xilinx Devices. white paper of Xilinx","author":"al Fu Yao","year":"2016","unstructured":"Yao et. al Fu . 2016. Deep Learning with INT8 Optimization on Xilinx Devices. white paper of Xilinx ( 2016 ). Yao et. al Fu. 2016. Deep Learning with INT8 Optimization on Xilinx Devices. white paper of Xilinx (2016)."},{"volume-title":"Deep Residual Learning for Image Recognition. In 2016 IEEE Conference on Computer Vision and Pattern Recognition (CVPR). 770--778","author":"He K.","key":"e_1_3_2_1_13_1","unstructured":"K. He , X. Zhang , S. Ren , and J. Sun . 2016 . Deep Residual Learning for Image Recognition. In 2016 IEEE Conference on Computer Vision and Pattern Recognition (CVPR). 770--778 . K. He, X. Zhang, S. Ren, and J. Sun. 2016. Deep Residual Learning for Image Recognition. In 2016 IEEE Conference on Computer Vision and Pattern Recognition (CVPR). 770--778."},{"key":"e_1_3_2_1_14_1","volume-title":"Iandola","author":"Forrest N","year":"2016","unstructured":"Forrest N et al. Iandola . 2016 . SqueezeNet: Alex Net-level accuracy with 50x fewer parameters and < 0.5 MB model size. arXiv preprint arXiv:1602.07360 (2016). Forrest N et al. Iandola. 2016. SqueezeNet: AlexNet-level accuracy with 50x fewer parameters and < 0.5 MB model size. arXiv preprint arXiv:1602.07360 (2016)."},{"volume-title":"Handbook of Hardware\/Software Codesign: Optimization Strategies in Design Space Exploration","author":"Panerati Jacopo","key":"e_1_3_2_1_15_1","unstructured":"Jacopo Panerati , Donatella Sciuto , and Giovanni Beltrame . 2017. Handbook of Hardware\/Software Codesign: Optimization Strategies in Design Space Exploration . Springer , Netherlands . Jacopo Panerati, Donatella Sciuto, and Giovanni Beltrame. 2017. Handbook of Hardware\/Software Codesign: Optimization Strategies in Design Space Exploration. Springer, Netherlands."},{"key":"e_1_3_2_1_16_1","volume-title":"Very deep convolutional networks for large-scale image recognition. arXiv preprint arXiv:1409.1556","author":"Simonyan Karen","year":"2014","unstructured":"Karen Simonyan and Andrew Zisserman . 2014. Very deep convolutional networks for large-scale image recognition. arXiv preprint arXiv:1409.1556 ( 2014 ). Karen Simonyan and Andrew Zisserman. 2014. Very deep convolutional networks for large-scale image recognition. arXiv preprint arXiv:1409.1556 (2014)."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062207"},{"key":"e_1_3_2_1_18_1","volume-title":"Wu","author":"Yonghui","year":"2016","unstructured":"Yonghui et al. Wu . 2016 . Google's neural machine translation system: Bridging the gap between human and machine translation. arXiv preprint arXiv:1609.08144 (2016). Yonghui et al. Wu. 2016. Google's neural machine translation system: Bridging the gap between human and machine translation. arXiv preprint arXiv:1609.08144 (2016)."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060447"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021698"}],"event":{"name":"ISPD '18: International Symposium on Physical Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"ISPD '18"},"container-title":["Proceedings of the 2018 International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3177540.3177561","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3177540.3177561","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:05:50Z","timestamp":1750273550000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3177540.3177561"}},"subtitle":["FPGAs and CAD in Deep Learning Acceleration"],"short-title":[],"issued":{"date-parts":[[2018,3,25]]},"references-count":20,"alternative-id":["10.1145\/3177540.3177561","10.1145\/3177540"],"URL":"https:\/\/doi.org\/10.1145\/3177540.3177561","relation":{},"subject":[],"published":{"date-parts":[[2018,3,25]]},"assertion":[{"value":"2018-03-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}