{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:53:35Z","timestamp":1780674815680,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":11,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,3,25]],"date-time":"2018-03-25T00:00:00Z","timestamp":1521936000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"MOST","award":["104-2628-E-007-003-MY3"],"award-info":[{"award-number":["104-2628-E-007-003-MY3"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,3,25]]},"DOI":"10.1145\/3177540.3178246","type":"proceedings-article","created":{"date-parts":[[2018,3,16]],"date-time":"2018-03-16T12:53:36Z","timestamp":1521204816000},"page":"106-113","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Pin Assignment Optimization for Multi-2.5D FPGA-based Systems"],"prefix":"10.1145","author":[{"given":"Wan-Sin","family":"Kuo","sequence":"first","affiliation":[{"name":"National Tsing Hua University, Hsinchu, Taiwan Roc"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shi-Han","family":"Zhang","sequence":"additional","affiliation":[{"name":"National Tsing Hua University, Hsinchu, Taiwan Roc"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wai-Kei","family":"Mak","sequence":"additional","affiliation":[{"name":"National Tsing Hua University, Hsinchu, Taiwan Roc"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Richard","family":"Sun","sequence":"additional","affiliation":[{"name":"Synopsys, Inc., Mountain View, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yoon Kah","family":"Leow","sequence":"additional","affiliation":[{"name":"Synopsys, Inc., Mountain View, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2018,3,25]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.663540"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.640619"},{"key":"e_1_3_2_1_4_1","volume-title":"Xilinx","author":"Saban Kirk","year":"2012","unstructured":"Kirk Saban . Xilinx stacked silicon interconnect technology delivers breakthrough FPGA capacity, bandwidth, and power efficiency . Xilinx , 2012 . https:\/\/www.xilinx.com\/support\/documentation\/white_papers\/wp380_Stacked_Silicon_Interconnect_Technology.pdf. Kirk Saban. Xilinx stacked silicon interconnect technology delivers breakthrough FPGA capacity, bandwidth, and power efficiency. Xilinx, 2012. https:\/\/www.xilinx.com\/support\/documentation\/white_papers\/wp380_Stacked_Silicon_Interconnect_Technology.pdf."},{"key":"e_1_3_2_1_5_1","unstructured":"ZeBu server-3. Synopsys. https:\/\/www.synopsys.com\/verification\/emulation\/zebu-server.html.  ZeBu server-3. Synopsys. https:\/\/www.synopsys.com\/verification\/emulation\/zebu-server.html."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2478280"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.658564"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403580"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.822106"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.881336"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2276536"},{"key":"e_1_3_2_1_13_1","volume-title":"Gurobi optimizer reference manual","author":"Optimization Gurobi","year":"2016","unstructured":"Gurobi Optimization . Gurobi optimizer reference manual , 2016 . http:\/\/www.gurobi.com. Gurobi Optimization. Gurobi optimizer reference manual, 2016. http:\/\/www.gurobi.com."}],"event":{"name":"ISPD '18: International Symposium on Physical Design","location":"Monterey California USA","acronym":"ISPD '18","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2018 International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3177540.3178246","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3177540.3178246","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:05:50Z","timestamp":1750273550000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3177540.3178246"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3,25]]},"references-count":11,"alternative-id":["10.1145\/3177540.3178246","10.1145\/3177540"],"URL":"https:\/\/doi.org\/10.1145\/3177540.3178246","relation":{},"subject":[],"published":{"date-parts":[[2018,3,25]]},"assertion":[{"value":"2018-03-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}