{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:33:06Z","timestamp":1750221186593,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,2,24]],"date-time":"2018-02-24T00:00:00Z","timestamp":1519430400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Bundesministerium f\u00fcr Bildung und Forschung"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,2,24]]},"DOI":"10.1145\/3178433.3178440","type":"proceedings-article","created":{"date-parts":[[2018,2,16]],"date-time":"2018-02-16T16:01:58Z","timestamp":1518796918000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["A Data Layout Transformation for Vectorizing Compilers"],"prefix":"10.1145","author":[{"given":"Ars\u00e8ne","family":"P\u00e9rard-Gayot","sequence":"first","affiliation":[{"name":"Computer Graphics Lab, Saarland University, Saarbr\u00fccken, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Richard","family":"Membarth","sequence":"additional","affiliation":[{"name":"DFKI, Saarland University, Saarbr\u00fccken, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philipp","family":"Slusallek","sequence":"additional","affiliation":[{"name":"DFKI, Saarland University, Saarbr\u00fccken, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Simon","family":"Moll","sequence":"additional","affiliation":[{"name":"Compiler Design Lab, Saarland University, Saarbr\u00fccken, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roland","family":"Lei\u00dfa","sequence":"additional","affiliation":[{"name":"Compiler Design Lab, Saarland University, Saarbr\u00fccken, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sebastian","family":"Hack","sequence":"additional","affiliation":[{"name":"Compiler Design Lab, Saarland University, Saarbr\u00fccken, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,2,24]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/567067.567085"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/29873.29875"},{"key":"e_1_3_2_1_3_1","unstructured":"Randy Allen and Ken Kennedy. 2001. Optimizing Compilers for Modern Architectures: A Dependence-based Approach. Morgan Kaufmann.  Randy Allen and Ken Kennedy. 2001. Optimizing Compilers for Modern Architectures: A Dependence-based Approach. Morgan Kaufmann."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/602231.602242"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.63"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.174.0324"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01407931"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3148173.3148185"},{"key":"e_1_3_2_1_9_1","unstructured":"Intel Corporation. 2013. Intel\u00ae Cilk\u2122 Plus Language Extension Specification (version 1.2 ed.).  Intel Corporation. 2013. Intel\u00ae Cilk\u2122 Plus Language Extension Specification (version 1.2 ed.)."},{"volume-title":"Automatic SIMD Vectorization of SSA-based Control Flow Graphs","author":"Karrenberg Ralf","key":"e_1_3_2_1_10_1","unstructured":"Ralf Karrenberg . 2015. Automatic SIMD Vectorization of SSA-based Control Flow Graphs . Springer . Ralf Karrenberg. 2015. Automatic SIMD Vectorization of SSA-based Control Flow Graphs. Springer."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/2190025.2190061"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-28652-0_1"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/349299.349320"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2013.6494995"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/2190025.2190069"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/2190025.2190062"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2006.25"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1133981.1133997"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454119"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.32"},{"key":"e_1_3_2_1_22_1","volume-title":"Proceedings of the 13th Annual IEEE\/ACM International Symposium on Code Generation and Optimization, CGO 2015","author":"Porpodas Vasileios","year":"2015","unstructured":"Vasileios Porpodas , Alberto Magni , and Timothy M. Jones . 2015. PSLP: padded SLP automatic vectorization . In Proceedings of the 13th Annual IEEE\/ACM International Symposium on Code Generation and Optimization, CGO 2015 , San Francisco, CA, USA , February 07-11, 2015 . 190--201. Vasileios Porpodas, Alberto Magni, and Timothy M. Jones. 2015. PSLP: padded SLP automatic vectorization. In Proceedings of the 13th Annual IEEE\/ACM International Symposium on Code Generation and Optimization, CGO 2015, San Francisco, CA, USA, February 07-11, 2015. 190--201."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2005.33"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2502323.2502332"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.18"},{"key":"e_1_3_2_1_26_1","volume-title":"NPC 2014, Ilan, Taiwan, September 18-20, 2014. Proceedings. 485--496","author":"Xu Shixiong","year":"2014","unstructured":"Shixiong Xu and David Gregg . 2014 . Semi-automatic Composition of Data Layout Transformations for Loop Vectorization. In Network and Parallel Computing -11th IFIP WG 10.3 International Conference , NPC 2014, Ilan, Taiwan, September 18-20, 2014. Proceedings. 485--496 . Shixiong Xu and David Gregg. 2014. Semi-automatic Composition of Data Layout Transformations for Loop Vectorization. In Network and Parallel Computing -11th IFIP WG 10.3 International Conference, NPC 2014, Ilan, Taiwan, September 18-20, 2014. Proceedings. 485--496."}],"event":{"name":"PPoPP '18: 23nd ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGHPC ACM Special Interest Group on High Performance Computing, Special Interest Group on High Performance Computing"],"location":"Vienna Austria","acronym":"PPoPP '18"},"container-title":["Proceedings of the 2018 4th Workshop on Programming Models for SIMD\/Vector Processing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3178433.3178440","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3178433.3178440","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:39:07Z","timestamp":1750210747000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3178433.3178440"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2,24]]},"references-count":25,"alternative-id":["10.1145\/3178433.3178440","10.1145\/3178433"],"URL":"https:\/\/doi.org\/10.1145\/3178433.3178440","relation":{},"subject":[],"published":{"date-parts":[[2018,2,24]]},"assertion":[{"value":"2018-02-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}