{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:33:06Z","timestamp":1750221186995,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,2,24]],"date-time":"2018-02-24T00:00:00Z","timestamp":1519430400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,2,24]]},"DOI":"10.1145\/3178442.3178451","type":"proceedings-article","created":{"date-parts":[[2018,2,16]],"date-time":"2018-02-16T16:01:58Z","timestamp":1518796918000},"page":"79-84","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["VAIL"],"prefix":"10.1145","author":[{"given":"Youchuang","family":"Jia","sequence":"first","affiliation":[{"name":"Services Computing Technology and System Lab, Cluster and Grid Computing Lab, Huazhong University of Science and Technology, Wuhan, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fang","family":"Zhou","sequence":"additional","affiliation":[{"name":"Services Computing Technology and System Lab, Cluster and Grid Computing Lab, Huazhong University of Science and Technology, Wuhan, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiang","family":"Gao","sequence":"additional","affiliation":[{"name":"Services Computing Technology and System Lab, Cluster and Grid Computing Lab, Huazhong University of Science and Technology, Wuhan, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Song","family":"Wu","sequence":"additional","affiliation":[{"name":"Services Computing Technology and System Lab, Cluster and Grid Computing Lab, Huazhong University of Science and Technology, Wuhan, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hai","family":"Jin","sequence":"additional","affiliation":[{"name":"Services Computing Technology and System Lab, Cluster and Grid Computing Lab, Huazhong University of Science and Technology, Wuhan, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaofei","family":"Liao","sequence":"additional","affiliation":[{"name":"Services Computing Technology and System Lab, Cluster and Grid Computing Lab, Huazhong University of Science and Technology, Wuhan, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pingpeng","family":"Yuan","sequence":"additional","affiliation":[{"name":"Services Computing Technology and System Lab, Cluster and Grid Computing Lab, Huazhong University of Science and Technology, Wuhan, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,2,24]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11432-011-4223-x"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11432-013-4887-5"},{"key":"e_1_3_2_1_5_1","first-page":"3014","article-title":"A low power phase-change random access memory using a data-comparison write scheme","author":"Yang B. D.","year":"2007","unstructured":"B. D. Yang , J. E. Lee , J. S. Kim , J. Cho , S. Y. Lee , and B. G. Yu , \" A low power phase-change random access memory using a data-comparison write scheme ,\" Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS) , pp. 3014 -- 3017 , 2007 . B. D. Yang, J. E. Lee, J. S. Kim, J. Cho, S. Y. Lee, and B. G. Yu, \"A low power phase-change random access memory using a data-comparison write scheme,\" Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), pp. 3014--3017, 2007.","journal-title":"Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS)"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669157"},{"key":"e_1_3_2_1_7_1","first-page":"16","article-title":"Leveling to the last mile: Near-zero-cost bit level wear leveling for PCM-based main memory","author":"Zhao M.","year":"2014","unstructured":"M. Zhao , L. Shi , C. Yang , and C. J. Xue , \" Leveling to the last mile: Near-zero-cost bit level wear leveling for PCM-based main memory ,\" Proceedings of IEEE International Conference on Computer Design (ICCD) , pp. 16 -- 21 , 2014 . M. Zhao, L. Shi, C. Yang, and C. J. Xue, \"Leveling to the last mile: Near-zero-cost bit level wear leveling for PCM-based main memory,\" Proceedings of IEEE International Conference on Computer Design (ICCD), pp. 16--21, 2014.","journal-title":"Proceedings of IEEE International Conference on Computer Design (ICCD)"},{"key":"e_1_3_2_1_8_1","first-page":"93","volume-title":"Automation and Test in Europe (DATE)","author":"Rodr\u00edguez-Rodr\u00edguez R.","year":"2013","unstructured":"R. Rodr\u00edguez-Rodr\u00edguez , F. Castro , D. Chaver , L. Pinuel , and F. Tirado , \" Reducing writes in phase-change memory environments by using efficient cache replacement policies,\" Proceedings of the Conference on Design , Automation and Test in Europe (DATE) , pp. 93 -- 96 , 2013 . R. Rodr\u00edguez-Rodr\u00edguez, F. Castro, D. Chaver, L. Pinuel, and F. Tirado, \"Reducing writes in phase-change memory environments by using efficient cache replacement policies,\" Proceedings of the Conference on Design, Automation and Test in Europe (DATE), pp. 93--96, 2013."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.98"},{"key":"e_1_3_2_1_10_1","first-page":"914","article-title":"Increasing PCM main memory lifetime","author":"Ferreira A. P.","year":"2010","unstructured":"A. P. Ferreira , M. Zhou , S. Bock , B. Childers , R. Melhem , and D. Moss\u00e9 , \" Increasing PCM main memory lifetime ,\" Proceedings of the conference on design, automation and test in Europe (DATE) , pp. 914 -- 919 , 2010 . A. P. Ferreira, M. Zhou, S. Bock, B. Childers, R. Melhem, and D. Moss\u00e9, \"Increasing PCM main memory lifetime,\" Proceedings of the conference on design, automation and test in Europe (DATE), pp. 914--919, 2010.","journal-title":"Proceedings of the conference on design, automation and test in Europe (DATE)"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2558427"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2543697"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCC.2014.2378794"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.4018\/IJGHPC.2015040102"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1504\/IJBDI.2016.078399"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024939"},{"volume-title":"CPU 2006","year":"2006","key":"e_1_3_2_1_17_1","unstructured":"\"SPEC CPU 2006 ,\" https:\/\/www.spec.org\/cpu 2006 \/. \"SPEC CPU 2006,\" https:\/\/www.spec.org\/cpu2006\/."},{"key":"e_1_3_2_1_18_1","first-page":"115","article-title":"ARC: a self-tuning, low overhead replacement cache","author":"Megiddo N.","year":"2003","unstructured":"N. Megiddo and D. S. Modha , \" ARC: a self-tuning, low overhead replacement cache ,\" Proceedings of the 2nd USENIX conference on File and storage technologies (FAST) , pp. 115 -- 130 , 2003 . N. Megiddo and D. S. Modha, \"ARC: a self-tuning, low overhead replacement cache,\" Proceedings of the 2nd USENIX conference on File and storage technologies (FAST), pp. 115--130, 2003.","journal-title":"Proceedings of the 2nd USENIX conference on File and storage technologies (FAST)"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024954"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2402435"},{"issue":"1","key":"e_1_3_2_1_22_1","first-page":"184","article-title":"An Integrated Simulation Infrastructure for the Entire Memory Hierarchy: Cache, DRAM, Nonvolatile Memory, and Disk","volume":"17","author":"Stevens J.","year":"2013","unstructured":"J. Stevens , P. Tschirhart , M.-T. Chang , I. Bhati , P. Enns , J. Greensky , Z. Chisti , S. Lu , and B. Jacob , \" An Integrated Simulation Infrastructure for the Entire Memory Hierarchy: Cache, DRAM, Nonvolatile Memory, and Disk ,\" Intel Technology Journal , vol. 17 , no. 1 , pp. 184 -- 200 , 2013 . J. Stevens, P. Tschirhart, M.-T. Chang, I. Bhati, P. Enns, J. Greensky, Z. Chisti, S. Lu, and B. Jacob, \"An Integrated Simulation Infrastructure for the Entire Memory Hierarchy: Cache, DRAM, Nonvolatile Memory, and Disk,\" Intel Technology Journal, vol. 17, no. 1, pp. 184--200, 2013.","journal-title":"Intel Technology Journal"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1007\/11841036_61"}],"event":{"name":"PPoPP '18: 23nd ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGHPC ACM Special Interest Group on High Performance Computing, Special Interest Group on High Performance Computing"],"location":"Vienna Austria","acronym":"PPoPP '18"},"container-title":["Proceedings of the 9th International Workshop on Programming Models and Applications for Multicores and Manycores"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3178442.3178451","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3178442.3178451","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:39:07Z","timestamp":1750210747000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3178442.3178451"}},"subtitle":["A Victim-Aware Cache Policy for Improving Lifetime of Hybrid Memory"],"short-title":[],"issued":{"date-parts":[[2018,2,24]]},"references-count":24,"alternative-id":["10.1145\/3178442.3178451","10.1145\/3178442"],"URL":"https:\/\/doi.org\/10.1145\/3178442.3178451","relation":{},"subject":[],"published":{"date-parts":[[2018,2,24]]},"assertion":[{"value":"2018-02-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}