{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,30]],"date-time":"2026-07-30T14:34:20Z","timestamp":1785422060975,"version":"3.56.0"},"reference-count":53,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2018,4,23]],"date-time":"2018-04-23T00:00:00Z","timestamp":1524441600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"E.C. funded program VINEYARD under H2020","award":["687628"],"award-info":[{"award-number":["687628"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2018,5,31]]},"abstract":"<jats:p>As technology constantly strengthens its presence in all aspects of human life, computing systems integrate a high number of processing cores, whereas applications become more complex and greedy for computational resources. Inevitably, this high increase in processing elements combined with the unpredictable resource requirements of executed applications at design time impose new design constraints to resource management of many-core systems, turning the distributed functionality into a necessity. In this work, we present a distributed runtime resource management framework for many-core systems utilizing a network-on-chip (NoC) infrastructure. Specifically, we couple the concept of distributed management with parallel applications by assigning different roles to the available computing resources. The presented design is based on the idea of local controllers and managers, whereas an on-chip intercommunication scheme ensures decision distribution. The evaluation of the proposed framework was performed on an Intel Single-Chip Cloud Computer, an actual NoC-based, many-core system. Experimental results show that the proposed scheme manages to allocate resources efficiently at runtime, leading to gains of up to 30% in application execution latency compared to relevant state-of-the-art distributed resource management frameworks.<\/jats:p>","DOI":"10.1145\/3182173","type":"journal-article","created":{"date-parts":[[2018,4,24]],"date-time":"2018-04-24T12:25:02Z","timestamp":1524572702000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["A Hierarchical Distributed Runtime Resource Management Scheme for NoC-Based Many-Cores"],"prefix":"10.1145","volume":"17","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5824-9763","authenticated-orcid":false,"given":"Vasileios","family":"Tsoutsouras","sequence":"first","affiliation":[{"name":"National Technical University of Athens, Athens, Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Iraklis","family":"Anagnostopoulos","sequence":"additional","affiliation":[{"name":"Southern Illinois University Carbondale"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dimosthenis","family":"Masouros","sequence":"additional","affiliation":[{"name":"National Technical University of Athens, Athens, Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dimitrios","family":"Soudris","sequence":"additional","affiliation":[{"name":"National Technical University of Athens, Athens, Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2018,4,23]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391664"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/2492708.2492735"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488942"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.procs.2016.05.457"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MOCAST.2016.7495143"},{"key":"e_1_2_1_6_1","volume-title":"Proceedings of the 2014 Linux Symposium.","author":"Barbalace Antonio","year":"2014","unstructured":"Antonio Barbalace , Binoy Ravindran , and David Katz . 2014 . Popcorn: A replicated-kernel OS based on Linux . In Proceedings of the 2014 Linux Symposium. Antonio Barbalace, Binoy Ravindran, and David Katz. 2014. Popcorn: A replicated-kernel OS based on Linux. In Proceedings of the 2014 Linux Symposium."},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629579"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.1997.1338"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1132952.1132953"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573511"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1961189.1961199"},{"key":"e_1_2_1_13_1","volume-title":"Proceedings of the 2015 Conference on Design, Automation, and Test in Europe (DATE\u201915)","author":"Chen Z.","unstructured":"Z. Chen and D. Marculescu . 2015. Distributed reinforcement learning for power limited many-core system performance optimization . In Proceedings of the 2015 Conference on Design, Automation, and Test in Europe (DATE\u201915) . 1521--1526. Z. Chen and D. Marculescu. 2015. Distributed reinforcement learning for power limited many-core system performance optimization. In Proceedings of the 2015 Conference on Design, Automation, and Test in Europe (DATE\u201915). 1521--1526."},{"key":"e_1_2_1_14_1","first-page":"509","article-title":"Efficiency, utility, and wealth maximization","volume":"8","author":"Coleman Jules L.","year":"1979","unstructured":"Jules L. Coleman . 1979 . Efficiency, utility, and wealth maximization . Hofstra Law Review 8 , 509 . Jules L. Coleman. 1979. Efficiency, utility, and wealth maximization. Hofstra Law Review 8, 509.","journal-title":"Hofstra Law Review"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488827"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271791"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10586-007-0032-9"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2968456.2968459"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488782"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593214"},{"key":"e_1_2_1_22_1","volume-title":"Feitelson and Larry Rudolph","author":"Dror","year":"1996","unstructured":"Dror G. Feitelson and Larry Rudolph . 1996 . Toward convergence in job schedulers for parallel supercomputers. In Job Scheduling Strategies for Parallel Processing. Lecture Notes in Computer Science, Vol. 1162 . Springer , 1--26. Dror G. Feitelson and Larry Rudolph. 1996. Toward convergence in job schedulers for parallel supercomputers. In Job Scheduling Strategies for Parallel Processing. Lecture Notes in Computer Science, Vol. 1162. Springer, 1--26."},{"key":"e_1_2_1_23_1","volume-title":"Proceedings of the 2014 Workshop on Architecture of Computing Systems (ARCS\u201914)","author":"Fleig Tobias","year":"2014","unstructured":"Tobias Fleig , Oliver Mattes , and Wolfgang Karl . 2014 . Evaluation of adaptive memory management techniques on the Tilera Tile-GX platform . In Proceedings of the 2014 Workshop on Architecture of Computing Systems (ARCS\u201914) . 1--8. Tobias Fleig, Oliver Mattes, and Wolfgang Karl. 2014. Evaluation of adaptive memory management techniques on the Tilera Tile-GX platform. In Proceedings of the 2014 Workshop on Architecture of Computing Systems (ARCS\u201914). 1--8."},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/5254.708428"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434077"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1007\/11549468_24"},{"key":"e_1_2_1_27_1","doi-asserted-by":"crossref","unstructured":"James Jeffers and James Reinders. 2013. Intel Xeon Phi Coprocessor High-Performance Programming. Newnes.   James Jeffers and James Reinders. 2013. Intel Xeon Phi Coprocessor High-Performance Programming. Newnes.","DOI":"10.1016\/B978-0-12-410414-3.00010-4"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICDCS.2015.36"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.5555\/2755753.2755920"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039392"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/SCC.2010.94"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854332"},{"key":"e_1_2_1_33_1","volume-title":"Proceedings of the 8th USENIX Conference on Operating Systems Design and Implementation (OSDI\u201908)","author":"Mao Ong","year":"2008","unstructured":"Ong Mao , Frans Kaashoek , Robert Morris , Aleksey Pesterev , Lex Stein , Ming Wu , Yuehua Dai , Yang Zhang , and Zheng Zhang . 2008 . Corey: An operating system for many cores . In Proceedings of the 8th USENIX Conference on Operating Systems Design and Implementation (OSDI\u201908) . 43--57. Ong Mao, Frans Kaashoek, Robert Morris, Aleksey Pesterev, Lex Stein, Ming Wu, Yuehua Dai, Yang Zhang, and Zheng Zhang. 2008. Corey: An operating system for many cores. In Proceedings of the 8th USENIX Conference on Operating Systems Design and Implementation (OSDI\u201908). 43--57."},{"key":"e_1_2_1_34_1","volume-title":"RCCE: A Small Library for Many-Core Communication","author":"Mattson T.","year":"2010","unstructured":"T. Mattson and R. van der Wijngaart . 2010 . RCCE: A Small Library for Many-Core Communication . Intel Corporation . T. Mattson and R. van der Wijngaart. 2010. RCCE: A Small Library for Many-Core Communication. Intel Corporation."},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.91"},{"key":"e_1_2_1_36_1","unstructured":"Andreas Olofsson. 2016. Epiphany-V: A 1024 processor 64-bit RISC system-on-chip. arXiv:1610.01832.  Andreas Olofsson. 2016. Epiphany-V: A 1024 processor 64-bit RISC system-on-chip. arXiv:1610.01832."},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.5555\/2971808.2971895"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898009"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2618880"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-41321-1_21"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2493123.2462916"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/2038916.2038941"},{"key":"e_1_2_1_43_1","volume-title":"Proceedings of the 2006 Workshop on Job Scheduling Strategies for Parallel Processing. 94--114","author":"Sabin G.","unstructured":"G. Sabin , M. Lang , and P. Sadayappan . 2006. Moldable parallel job scheduling using job efficiency: An iterative approach . In Proceedings of the 2006 Workshop on Job Scheduling Strategies for Parallel Processing. 94--114 . G. Sabin, M. Lang, and P. Sadayappan. 2006. Moldable parallel job scheduling using job efficiency: An iterative approach. In Proceedings of the 2006 Workshop on Job Scheduling Strategies for Parallel Processing. 94--114."},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/1360612.1360617"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2540631"},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/INDIN.2011.6035001"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488734"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522351"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/EUC.2015.13"},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1142\/S0129626403001288"},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373606"},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/1531793.1531805"},{"key":"e_1_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2012.08.005"},{"key":"e_1_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2535359"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3182173","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3182173","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T21:41:20Z","timestamp":1750282880000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3182173"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4,23]]},"references-count":53,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2018,5,31]]}},"alternative-id":["10.1145\/3182173"],"URL":"https:\/\/doi.org\/10.1145\/3182173","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"value":"1539-9087","type":"print"},{"value":"1558-3465","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,4,23]]},"assertion":[{"value":"2017-07-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2018-01-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2018-04-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}