{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:32:34Z","timestamp":1750221154086,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,3,30]],"date-time":"2018-03-30T00:00:00Z","timestamp":1522368000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"EPSRC","award":["PAMELA EP\/K008730\/1"],"award-info":[{"award-number":["PAMELA EP\/K008730\/1"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,3,30]]},"DOI":"10.1145\/3184407.3184425","type":"proceedings-article","created":{"date-parts":[[2018,4,4]],"date-time":"2018-04-04T12:25:45Z","timestamp":1522844745000},"page":"28-39","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Optimising Dynamic Binary Modification Across ARM Microarchitectures"],"prefix":"10.1145","author":[{"given":"Cosmin","family":"Gorgovan","sequence":"first","affiliation":[{"name":"University of Manchester, Manchester, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amanieu","family":"d'Antras","sequence":"additional","affiliation":[{"name":"University of Manchester, Manchester, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mikel","family":"Luj\u00e1n","sequence":"additional","affiliation":[{"name":"University of Manchester, Manchester, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,3,30]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168860"},{"volume-title":"ARM\u00ae Cortex\u00ae-A15 MPCore#8482","author":"ARM.","key":"e_1_3_2_1_2_1","unstructured":"ARM. 2013. ARM\u00ae Cortex\u00ae-A15 MPCore#8482 ; Processor Technical Reference Manual , Revision r4p0. ARM. 2013. ARM\u00ae Cortex\u00ae-A15 MPCore#8482; Processor Technical Reference Manual, Revision r4p0."},{"key":"e_1_3_2_1_3_1","unstructured":"ARM. 2013. big.LITTLE Technology: The Future of Mobile. (2013). https:\/\/www.arm.com\/files\/pdf\/big_LITTLE_Technology_the_Futue_of_Mobile.pdf (Visited on 13\/07\/2016).  ARM. 2013. big.LITTLE Technology: The Future of Mobile. (2013). https:\/\/www.arm.com\/files\/pdf\/big_LITTLE_Technology_the_Futue_of_Mobile.pdf (Visited on 13\/07\/2016)."},{"key":"e_1_3_2_1_4_1","unstructured":"ARM. 2013. Cortex#8482;-A7 MPCore#8482; Technical Reference Manual Revision r0p5.  ARM. 2013. Cortex#8482;-A7 MPCore#8482; Technical Reference Manual Revision r0p5."},{"key":"e_1_3_2_1_5_1","unstructured":"ARM. 2014. ARM\u00ae Cortex\u00ae-A17 MPCore Processor Technical Reference Manual Revision r1p1.  ARM. 2014. ARM\u00ae Cortex\u00ae-A17 MPCore Processor Technical Reference Manual Revision r1p1."},{"key":"e_1_3_2_1_6_1","unstructured":"ARM. 2016. ARM\u00ae Cortex\u00ae-A57 MPCore Processor Technical Reference Manual Revision r1p3.  ARM. 2016. ARM\u00ae Cortex\u00ae-A57 MPCore Processor Technical Reference Manual Revision r1p3."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/358438.349303"},{"key":"e_1_3_2_1_8_1","volume-title":"USENIX Annual Technical Conference, FREENIX Track. 41--46","author":"Bellard Fabrice","year":"2005","unstructured":"Fabrice Bellard . 2005 . QEMU, a Fast and Portable Dynamic Translator .. USENIX Annual Technical Conference, FREENIX Track. 41--46 . Fabrice Bellard. 2005. QEMU, a Fast and Portable Dynamic Translator.. USENIX Annual Technical Conference, FREENIX Track. 41--46."},{"key":"e_1_3_2_1_9_1","volume-title":"Denver: NVIDIA's First 64-bit ARM Processor.","author":"Boggs Darrell","year":"2015","unstructured":"Darrell Boggs , Gary Brown , Nathan Tuck , and K Venkatraman . 2015 . Denver: NVIDIA's First 64-bit ARM Processor. (2015). Darrell Boggs, Gary Brown, Nathan Tuck, and K Venkatraman. 2015. Denver: NVIDIA's First 64-bit ARM Processor. (2015)."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2866573"},{"key":"e_1_3_2_1_12_1","unstructured":"Derek Davis and Kim Hazelwood. 2011. Improving region selection through loop completion ASPLOS Workshop on Runtime Environments\/Systems Layering and Virtualized Environments (RESoLVE).  Derek Davis and Kim Hazelwood. 2011. Improving region selection through loop completion ASPLOS Workshop on Runtime Environments\/Systems Layering and Virtualized Environments (RESoLVE)."},{"volume-title":"The Transmeta Code Morphing#8482","author":"Dehnert James C","key":"e_1_3_2_1_13_1","unstructured":"James C Dehnert , Brian K Grant , John P Banning , Richard Johnson , Thomas Kistler , Alexander Klaiber , and Jim Mattson . 2003. The Transmeta Code Morphing#8482 ; Software: using speculation, recovery, and adaptive retranslation to address real-life challenges Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization. IEEE Computer Society , 15--24. James C Dehnert, Brian K Grant, John P Banning, Richard Johnson, Thomas Kistler, Alexander Klaiber, and Jim Mattson. 2003. The Transmeta Code Morphing#8482; Software: using speculation, recovery, and adaptive retranslation to address real-life challenges Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization. IEEE Computer Society, 15--24."},{"key":"e_1_3_2_1_14_1","unstructured":"Balaji Dhanasekaran and Kim Hazelwood. 2011. Improving indirect branch translation in dynamic binary translators Proceedings of the ASPLOS Workshop on Runtime Environments Systems Layering and Virtualized Environments. 11--18.  Balaji Dhanasekaran and Kim Hazelwood. 2011. Improving indirect branch translation in dynamic binary translators Proceedings of the ASPLOS Workshop on Runtime Environments Systems Layering and Virtualized Environments. 11--18."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/356989.357008"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2007477.1952688"}],"event":{"name":"ICPE '18: ACM\/SPEC International Conference on Performance Engineering","sponsor":["SIGMETRICS ACM Special Interest Group on Measurement and Evaluation","SIGSOFT ACM Special Interest Group on Software Engineering"],"location":"Berlin Germany","acronym":"ICPE '18"},"container-title":["Proceedings of the 2018 ACM\/SPEC International Conference on Performance Engineering"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3184407.3184425","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3184407.3184425","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:30Z","timestamp":1750208910000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3184407.3184425"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3,30]]},"references-count":15,"alternative-id":["10.1145\/3184407.3184425","10.1145\/3184407"],"URL":"https:\/\/doi.org\/10.1145\/3184407.3184425","relation":{},"subject":[],"published":{"date-parts":[[2018,3,30]]},"assertion":[{"value":"2018-03-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}