{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:36:12Z","timestamp":1750221372661,"version":"3.41.0"},"reference-count":38,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2018,4,30]],"date-time":"2018-04-30T00:00:00Z","timestamp":1525046400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CCF-1054339 (CAREER), CCF-1318981, CCF-1420718, CCF-1513606, and CCF-1703013"],"award-info":[{"award-number":["CCF-1054339 (CAREER), CCF-1318981, CCF-1420718, CCF-1513606, and CCF-1703013"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2018,4,30]]},"abstract":"<jats:p>As the relentless quest for higher throughput and lower energy cost continues in heterogenous multicores, there is a strong demand for energy-efficient and high-performance Network-on-Chip (NoC) architectures. Heterogeneous architectures that can simultaneously utilize both the serialized nature of the CPU as well as the thread level parallelism of the GPU are gaining traction in the industry. A critical issue with heterogeneous architectures is finding an optimal way to utilize the shared resources such as the last level cache and NoC without hindering the performance of either the CPU or the GPU core. Photonic interconnects are a disruptive technology solution that has the potential to increase the bandwidth, reduce latency, and improve energy-efficiency over traditional metallic interconnects.<\/jats:p>\n          <jats:p>\n            In this article, we propose a CPU-GPU heterogeneous architecture called\n            <jats:italic>Shared Heterogeneous Architecture with Reconfigurable Photonic Network-on-Chip (SHARP)<\/jats:italic>\n            that clusters CPU and GPU cores around the same router and dynamically allocates bandwidth between the CPU and GPU cores based on application demands. The SHARP architecture is designed as a Single-Writer Multiple-Reader (SWMR) crossbar with reservation-assist to connect CPU\/GPU cores that dynamically reallocates bandwidth using buffer utilization information at runtime. As network traffic exhibits temporal and spatial fluctuations due to application behavior, SHARP can dynamically reallocate bandwidth and thereby adapt to application demands. SHARP demonstrates 34% performance (throughput) improvement over a baseline electrical CMESH while consuming 25% less energy per bit. Simulation results have also shown 6.9% to 14.9% performance improvement over other flavors of the proposed SHARP architecture without dynamic bandwidth allocation.\n          <\/jats:p>","DOI":"10.1145\/3185383","type":"journal-article","created":{"date-parts":[[2018,7,11]],"date-time":"2018-07-11T20:15:18Z","timestamp":1531340118000},"page":"1-22","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["SHARP"],"prefix":"10.1145","volume":"14","author":[{"given":"Scott","family":"Vanwinkle","sequence":"first","affiliation":[{"name":"Ohio University, Athens, OH"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9472-4637","authenticated-orcid":false,"given":"Avinash Karanth","family":"Kodi","sequence":"additional","affiliation":[{"name":"Ohio University, Athens, OH"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,7,11]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"AMD. 2015a. AMD Accelerated Parallel Processing (APP) Software Development Kit (SDK). Retrieved from http:\/\/developer.amd.com\/sdks\/amdappsdk\/.  AMD. 2015a. AMD Accelerated Parallel Processing (APP) Software Development Kit (SDK). Retrieved from http:\/\/developer.amd.com\/sdks\/amdappsdk\/."},{"key":"e_1_2_1_2_1","unstructured":"AMD. 2015b. Carrizo. Retrieved from http:\/\/www.amd.com\/en-us\/who-we-are\/corporate-information\/events\/isscc.  AMD. 2015b. Carrizo. Retrieved from http:\/\/www.amd.com\/en-us\/who-we-are\/corporate-information\/events\/isscc."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2008.11"},{"volume-title":"Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE\u201914)","author":"Beux S. Le","key":"e_1_2_1_4_1","unstructured":"S. Le Beux , H. Li , I. O\u2019Connor , K. Cheshmi , X. Liu , J. Trajkovic , and G. Nicolescu . 2014. Chameleon: Channel efficient optical network-on-chip . In Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE\u201914) . 1--6. S. Le Beux, H. Li, I. O\u2019Connor, K. Cheshmi, X. Liu, J. Trajkovic, and G. Nicolescu. 2014. Chameleon: Channel efficient optical network-on-chip. In Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE\u201914). 1--6."},{"volume-title":"Proceedings of the 5th Annual Workshop on Modeling, Benchmarking and Simulation.","author":"Bienia C.","key":"e_1_2_1_5_1","unstructured":"C. Bienia and K. Li . 2009. PARSEC 2.0: A new benchmark suite for chip-multiprocessors . In Proceedings of the 5th Annual Workshop on Modeling, Benchmarking and Simulation. C. Bienia and K. Li. 2009. PARSEC 2.0: A new benchmark suite for chip-multiprocessors. In Proceedings of the 5th Annual Workshop on Modeling, Benchmarking and Simulation."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2013.121"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2968455.2968510"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2581486"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757323"},{"key":"e_1_2_1_10_1","unstructured":"Intel. 2015a. Sixth generation Intel Core i7 Processors (formerly Skylake). Retrieved from http:\/\/www.intel.com\/content\/www\/us\/en\/processors\/core\/core-i7-processor.html?wapkw&equals;skylake.  Intel. 2015a. Sixth generation Intel Core i7 Processors (formerly Skylake). Retrieved from http:\/\/www.intel.com\/content\/www\/us\/en\/processors\/core\/core-i7-processor.html?wapkw&equals;skylake."},{"key":"e_1_2_1_11_1","unstructured":"Intel. 2015b. The next generation of computing has arrived: Performance to power amazing experiences. Retrieved from http:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/guides\/mobile-5th-gen-core-app-power-guidelines-addendum.pdf.  Intel. 2015b. The next generation of computing has arrived: Performance to power amazing experiences. Retrieved from http:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/guides\/mobile-5th-gen-core-app-power-guidelines-addendum.pdf."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2259016.2259038"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.62"},{"volume-title":"Proceedings of 20th IEEE International Symposium on Computer Architecture (HPCA\u201914)","author":"Kim Y.","key":"e_1_2_1_14_1","unstructured":"Y. Kim , J. Lee , J. E. Jo , and J. Kim . 2014. GPUdmm: A high-performance and memory-oblivious GPU architecture using dynamic memory management . In Proceedings of 20th IEEE International Symposium on Computer Architecture (HPCA\u201914) . 546\u2013557. Y. Kim, J. Lee, J. E. Jo, and J. Kim. 2014. GPUdmm: A high-performance and memory-oblivious GPU architecture using dynamic memory management. In Proceedings of 20th IEEE International Symposium on Computer Architecture (HPCA\u201914). 546\u2013557."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.28"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.171"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2504906"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2013.07.014"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485964"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2788396"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.34"},{"volume-title":"Proceedings of the IEEE 17th International Symposium on High Performance Computer Architecture. 122--131","author":"Nitta C.","key":"e_1_2_1_23_1","unstructured":"C. Nitta , M. Farrens , and V. Akella . 2011. Addressing system-level trimming issues in on-chip nanophotonic networks . In Proceedings of the IEEE 17th International Symposium on High Performance Computer Architecture. 122--131 . C. Nitta, M. Farrens, and V. Akella. 2011. Addressing system-level trimming issues in on-chip nanophotonic networks. In Proceedings of the IEEE 17th International Symposium on High Performance Computer Architecture. 122--131."},{"key":"e_1_2_1_24_1","unstructured":"NVIDIA. 2015. Tegra X1. Retrieved from http:\/\/www.nvidia.com\/object\/tegra-x1-processor.html.  NVIDIA. 2015. Tegra X1. Retrieved from http:\/\/www.nvidia.com\/object\/tegra-x1-processor.html."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555808"},{"key":"e_1_2_1_26_1","volume-title":"Hennessy","author":"Patterson David A.","year":"2013","unstructured":"David A. Patterson and John L . Hennessy . 2013 . Computer Organization and Design: The Hardware\/Software Interface (5th ed.). Morgan Kaufmann Publishers Inc ., San Francisco, CA. David A. Patterson and John L. Hennessy. 2013. Computer Organization and Design: The Hardware\/Software Interface (5th ed.). Morgan Kaufmann Publishers Inc., San Francisco, CA."},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108121"},{"volume-title":"Proceedings of the 41st European Solid-State Circuits Conference (ESSCIRC\u201915)","author":"Settaluri K. T.","key":"e_1_2_1_28_1","unstructured":"K. T. Settaluri , S. Lin , S. Moazeni , E. Timurdogan , C. Sun , M. Moresco , Z. Su , Y. H. Chen , G. Leake , D. LaTulipe , C. McDonough , J. Hebding , D. Coolbaugh , M. Watts , and V. Stojanovi\u010d . 2015. Demonstration of an optical chip-to-chip link in a 3D integrated electronic-photonic platform . In Proceedings of the 41st European Solid-State Circuits Conference (ESSCIRC\u201915) . 156--159. K. T. Settaluri, S. Lin, S. Moazeni, E. Timurdogan, C. Sun, M. Moresco, Z. Su, Y. H. Chen, G. Leake, D. LaTulipe, C. McDonough, J. Hebding, D. Coolbaugh, M. Watts, and V. Stojanovi\u010d. 2015. Demonstration of an optical chip-to-chip link in a 3D integrated electronic-photonic platform. In Proceedings of the 41st European Solid-State Circuits Conference (ESSCIRC\u201915). 156--159."},{"volume-title":"Proceedings of the 27th IEEE International System-on-Chip Conference (SOCC\u201914)","author":"Shah A.","key":"e_1_2_1_29_1","unstructured":"A. Shah , N. Mansoor , B. Johnstone , A. Ganguly , and S. L. Alarcon . 2014. Heterogeneous photonic network-on-chip with dynamic bandwidth allocation . In Proceedings of the 27th IEEE International System-on-Chip Conference (SOCC\u201914) . 249--254. A. Shah, N. Mansoor, B. Johnstone, A. Ganguly, and S. L. Alarcon. 2014. Heterogeneous photonic network-on-chip with dynamic bandwidth allocation. In Proceedings of the 27th IEEE International System-on-Chip Conference (SOCC\u201914). 249--254."},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.31"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370865"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2596680"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910957"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.35"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2600072"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.5555\/2132325.2132496"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/2751205.2751229"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3185383","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3185383","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3185383","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:26:36Z","timestamp":1750213596000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3185383"}},"subtitle":["Shared Heterogeneous Architecture with Reconfigurable Photonic Network-on-Chip"],"short-title":[],"issued":{"date-parts":[[2018,4,30]]},"references-count":38,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2018,4,30]]}},"alternative-id":["10.1145\/3185383"],"URL":"https:\/\/doi.org\/10.1145\/3185383","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"type":"print","value":"1550-4832"},{"type":"electronic","value":"1550-4840"}],"subject":[],"published":{"date-parts":[[2018,4,30]]},"assertion":[{"value":"2017-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2018-02-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2018-07-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}