{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:49:19Z","timestamp":1761648559395,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,1,22]],"date-time":"2018-01-22T00:00:00Z","timestamp":1516579200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Horizon 2020 Framework Programme","award":["687632"],"award-info":[{"award-number":["687632"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,1,22]]},"DOI":"10.1145\/3186608.3186611","type":"proceedings-article","created":{"date-parts":[[2018,4,20]],"date-time":"2018-04-20T12:01:18Z","timestamp":1524225678000},"page":"1-4","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["A Software-defined SoC Memory Bus Bridge Architecture for Disaggregated Computing"],"prefix":"10.1145","author":[{"given":"Dimitris","family":"Syrivelis","sequence":"first","affiliation":[{"name":"IBM Research, Ireland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrea","family":"Reale","sequence":"additional","affiliation":[{"name":"IBM Research, Ireland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kostas","family":"Katrinis","sequence":"additional","affiliation":[{"name":"IBM Research, Ireland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Pinto","sequence":"additional","affiliation":[{"name":"IBM Research, Ireland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,1,22]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"AMD. Hypertransport interconnect. Online: https:\/\/hypertransport.org.  AMD. Hypertransport interconnect. Online: https:\/\/hypertransport.org."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337526"},{"key":"e_1_3_2_1_3_1","unstructured":"O. Consortium. Opencapi. Online: http:\/\/opencapi.org.  O. Consortium. Opencapi. Online: http:\/\/opencapi.org."},{"key":"e_1_3_2_1_4_1","unstructured":"I. Corp. Intel rack scale design. Online: http:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/rack-scale-design\/rsd-vision-brochure.html.  I. Corp. Intel rack scale design. Online: http:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/rack-scale-design\/rsd-vision-brochure.html."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2535771.2535778"},{"key":"e_1_3_2_1_6_1","unstructured":"L. Inc. Liqid hyperkernel. Online: https:\/\/liqid.com.  L. Inc. Liqid hyperkernel. Online: https:\/\/liqid.com."},{"key":"e_1_3_2_1_7_1","unstructured":"Intel. Quickpath interconnect. Online: https:\/\/www.intel.com\/content\/www\/us\/en\/io\/quickpath-technology\/quickpath-technology-general.html.  Intel. Quickpath interconnect. Online: https:\/\/www.intel.com\/content\/www\/us\/en\/io\/quickpath-technology\/quickpath-technology-general.html."},{"key":"e_1_3_2_1_8_1","unstructured":"kernel.org. Linux memory hotplug documentation. Online: https:\/\/www.kernel.org\/doc\/Documentation\/memory-hotplug.txt.  kernel.org. Linux memory hotplug documentation. Online: https:\/\/www.kernel.org\/doc\/Documentation\/memory-hotplug.txt."},{"key":"e_1_3_2_1_9_1","first-page":"19","volume-title":"IEEE Computer Society Technical Committee on Computer Architecture (TCCA) Newsletter","author":"McCalpin J. D.","year":"1995"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10586-010-0150-7"},{"key":"e_1_3_2_1_11_1","unstructured":"Numascale AS. Numaconnect: A high level technical overview of the numaconnect technology and products (numascale whitepaper). Online: https:\/\/www.numascale.com\/numa_pdfs\/numaconnect-white-paper.pdf\/.  Numascale AS. Numaconnect: A high level technical overview of the numaconnect technology and products (numascale whitepaper). Online: https:\/\/www.numascale.com\/numa_pdfs\/numaconnect-white-paper.pdf\/."},{"key":"e_1_3_2_1_12_1","unstructured":"T. N. Platform. Hpe powers up the machine architecture. Online: https:\/\/www.nextplatform.com\/2017\/01\/09\/hpe-powers-machine-architecture\/.  T. N. Platform. Hpe powers up the machine architecture. Online: https:\/\/www.nextplatform.com\/2017\/01\/09\/hpe-powers-machine-architecture\/."},{"key":"e_1_3_2_1_13_1","unstructured":"Polatis. Polatis all-optical SDN switches series 7000.  Polatis. Polatis all-optical SDN switches series 7000."},{"key":"e_1_3_2_1_14_1","unstructured":"O. C. Project. Ocp summit iv: Breaking up the monolith. Online: http:\/\/www.opencompute.org\/blog\/ocp-summit-iv-breaking-up-the-monolith\/.  O. C. Project. Ocp summit iv: Breaking up the monolith. Online: http:\/\/www.opencompute.org\/blog\/ocp-summit-iv-breaking-up-the-monolith\/."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2391229.2391236"},{"key":"e_1_3_2_1_16_1","unstructured":"SGI UV. The world most powerful in-memory supercomputers. Online: http:\/\/www.sgi.com\/products\/servers\/uv\/index.html.  SGI UV. The world most powerful in-memory supercomputers. Online: http:\/\/www.sgi.com\/products\/servers\/uv\/index.html."},{"key":"e_1_3_2_1_17_1","unstructured":"Trenz Electronic. Trenz UltraSOM+ TE0808-04. Online: https:\/\/shop.trenz-electronic.de\/en\/TE0808-04-09-S-TE0808-04-09-S-Starter-Kit?c=329b.  Trenz Electronic. Trenz UltraSOM+ TE0808-04. Online: https:\/\/shop.trenz-electronic.de\/en\/TE0808-04-09-S-TE0808-04-09-S-Starter-Kit?c=329b."},{"key":"e_1_3_2_1_18_1","unstructured":"Xilinx. AXI Reference Guide v13.1 UG761 March 2011.  Xilinx. AXI Reference Guide v13.1 UG761 March 2011."}],"event":{"name":"AISTECS '18: 3rd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems","sponsor":["HiPEAC HiPEAC Network of Excellence"],"location":"Manchester United Kingdom","acronym":"AISTECS '18"},"container-title":["Proceedings of the 3rd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3186608.3186611","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3186608.3186611","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:11:28Z","timestamp":1750212688000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3186608.3186611"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,1,22]]},"references-count":18,"alternative-id":["10.1145\/3186608.3186611","10.1145\/3186608"],"URL":"https:\/\/doi.org\/10.1145\/3186608.3186611","relation":{},"subject":[],"published":{"date-parts":[[2018,1,22]]},"assertion":[{"value":"2018-01-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}