{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:48:20Z","timestamp":1772164100904,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":62,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,6,11]],"date-time":"2018-06-11T00:00:00Z","timestamp":1528675200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["NSF-CCF-1525372"],"award-info":[{"award-number":["NSF-CCF-1525372"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"ARM"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,6,11]]},"DOI":"10.1145\/3192366.3192367","type":"proceedings-article","created":{"date-parts":[[2018,6,12]],"date-time":"2018-06-12T08:16:01Z","timestamp":1528791361000},"page":"46-61","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":50,"title":["Persistency for synchronization-free regions"],"prefix":"10.1145","author":[{"given":"Vaibhav","family":"Gogte","sequence":"first","affiliation":[{"name":"University of Michigan, USA"}]},{"given":"Stephan","family":"Diestelhorst","sequence":"additional","affiliation":[{"name":"ARM Research, UK"}]},{"given":"William","family":"Wang","sequence":"additional","affiliation":[{"name":"ARM Research, UK"}]},{"given":"Satish","family":"Narayanasamy","sequence":"additional","affiliation":[{"name":"University of Michigan, USA"}]},{"given":"Peter M.","family":"Chen","sequence":"additional","affiliation":[{"name":"University of Michigan, USA"}]},{"given":"Thomas F.","family":"Wenisch","sequence":"additional","affiliation":[{"name":"University of Michigan, USA"}]}],"member":"320","published-online":{"date-parts":[[2018,6,11]]},"reference":[{"key":"e_1_3_2_2_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.546611"},{"key":"e_1_3_2_2_2_1","unstructured":"ARM. 2016. ARMv8-A architecture evolution. https: \/\/community.arm.com\/groups\/processors\/blog\/2016\/01\/05\/ armv8-a-architecture-evolution .  ARM. 2016. ARMv8-A architecture evolution. https: \/\/community.arm.com\/groups\/processors\/blog\/2016\/01\/05\/ armv8-a-architecture-evolution ."},{"key":"e_1_3_2_2_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2547919"},{"key":"e_1_3_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2814270.2814292"},{"key":"e_1_3_2_2_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375581.1375591"},{"key":"e_1_3_2_2_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2926697.2926704"},{"key":"e_1_3_2_2_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2660193.2660224"},{"key":"e_1_3_2_2_8_1","doi-asserted-by":"publisher","DOI":"10.14778\/2735479.2735483"},{"key":"e_1_3_2_2_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237154"},{"key":"e_1_3_2_2_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2517349.2522726"},{"key":"e_1_3_2_2_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950380"},{"key":"e_1_3_2_2_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2983990.2983995"},{"key":"e_1_3_2_2_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629589"},{"key":"e_1_3_2_2_14_1","volume-title":"2016 IEEE International Symposium on High Performance Computer Architecture (HPCA). 77\u201389","author":"Doshi K.","unstructured":"K. Doshi , E. Giles , and P. Varman . 2016. Atomic persistence for SCM with a non-intrusive backend controller . In 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA). 77\u201389 . K. Doshi, E. Giles, and P. Varman. 2016. Atomic persistence for SCM with a non-intrusive backend controller. In 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA). 77\u201389."},{"key":"e_1_3_2_2_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2592798.2592814"},{"key":"e_1_3_2_2_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2384616.2384650"},{"key":"e_1_3_2_2_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/3092255.3092270"},{"key":"e_1_3_2_2_18_1","volume-title":"2015 31st Symposium on Mass Storage Systems and Technologies (MSST). 1\u201314","author":"Giles E. R.","unstructured":"E. R. Giles , K. Doshi , and P. Varman . 2015. SoftWrAP: A lightweight framework for transactional support of storage class memory . In 2015 31st Symposium on Mass Storage Systems and Technologies (MSST). 1\u201314 . E. R. Giles, K. Doshi, and P. Varman. 2015. SoftWrAP: A lightweight framework for transactional support of storage class memory. In 2015 31st Symposium on Mass Storage Systems and Technologies (MSST). 1\u201314."},{"key":"e_1_3_2_2_19_1","volume-title":"Transaction Processing: Concepts and Techniques","author":"Gray Jim","year":"1993","unstructured":"Jim Gray and Andreas Reuter . 1993 . Transaction Processing: Concepts and Techniques . Morgan Kaufmann Publishers, Inc. Jim Gray and Andreas Reuter. 1993. Transaction Processing: Concepts and Techniques. Morgan Kaufmann Publishers, Inc."},{"key":"e_1_3_2_2_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3064176.3064204"},{"key":"e_1_3_2_2_21_1","unstructured":"Intel. 2014. Intel Architecture Instruction Set Extensions Programming Reference (319433-022). https:\/\/software.intel.com\/sites\/default\/files\/ managed\/0d\/53\/319433-022.pdf .  Intel. 2014. Intel Architecture Instruction Set Extensions Programming Reference (319433-022). https:\/\/software.intel.com\/sites\/default\/files\/ managed\/0d\/53\/319433-022.pdf ."},{"key":"e_1_3_2_2_22_1","unstructured":"Intel. 2015. Persistent Memory Programming. http:\/\/pmem.io\/ .  Intel. 2015. Persistent Memory Programming. http:\/\/pmem.io\/ ."},{"key":"e_1_3_2_2_23_1","unstructured":"Intel. 2016. Deprecating the PCOMMIT Instruction. https:\/\/software. intel.com\/en-us\/blogs\/2016\/09\/12\/deprecate-pcommit-instruction .  Intel. 2016. Deprecating the PCOMMIT Instruction. https:\/\/software. intel.com\/en-us\/blogs\/2016\/09\/12\/deprecate-pcommit-instruction ."},{"key":"e_1_3_2_2_24_1","unstructured":"Intel and Micron. 2015. Intel and Micron Produce Breakthrough Memory Technology. http:\/\/newsroom. intel.com\/community\/intel_newsroom\/blog\/2015\/07\/28\/ intel-and-micron-produce-breakthrough-memory-technology .  Intel and Micron. 2015. Intel and Micron Produce Breakthrough Memory Technology. http:\/\/newsroom. intel.com\/community\/intel_newsroom\/blog\/2015\/07\/28\/ intel-and-micron-produce-breakthrough-memory-technology ."},{"key":"e_1_3_2_2_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872410"},{"key":"e_1_3_2_2_26_1","volume-title":"Distributed Computing: 30th International Symposium, DISC 2016, Paris, France, September 27-29, 2016. Proceedings, Cyril Gavoille and David Ilcinkas (Eds.). Springer Berlin Heidelberg","author":"Izraelevitz Joseph","unstructured":"Joseph Izraelevitz , Hammurabi Mendes , and Michael L. Scott . 2016. Linearizability of Persistent Memory Objects Under a Full-System-Crash Failure Model . In Distributed Computing: 30th International Symposium, DISC 2016, Paris, France, September 27-29, 2016. Proceedings, Cyril Gavoille and David Ilcinkas (Eds.). Springer Berlin Heidelberg , Berlin, Heidelberg, 313\u2013327. Joseph Izraelevitz, Hammurabi Mendes, and Michael L. Scott. 2016. Linearizability of Persistent Memory Objects Under a Full-System-Crash Failure Model. In Distributed Computing: 30th International Symposium, DISC 2016, Paris, France, September 27-29, 2016. Proceedings, Cyril Gavoille and David Ilcinkas (Eds.). Springer Berlin Heidelberg, Berlin, Heidelberg, 313\u2013327."},{"key":"e_1_3_2_2_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2611462.2611510"},{"key":"e_1_3_2_2_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830805"},{"key":"e_1_3_2_2_29_1","volume-title":"2017 IEEE International Symposium on High Performance Computer Architecture (HPCA). 361\u2013372","author":"Joshi A.","unstructured":"A. Joshi , V. Nagarajan , S. Viglas , and M. Cintra . 2017. ATOM: Atomic Durability in Non-volatile Memory through Hardware Logging . In 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA). 361\u2013372 . A. Joshi, V. Nagarajan, S. Viglas, and M. Cintra. 2017. ATOM: Atomic Durability in Non-volatile Memory through Hardware Logging. In 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA). 361\u2013372."},{"key":"e_1_3_2_2_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080229"},{"key":"e_1_3_2_2_31_1","volume-title":"Wenisch","author":"Kolli Aasheesh","year":"2017","unstructured":"Aasheesh Kolli , Vaibhav Gogte , Ali Saidi , Stephan Diestelhorst , Peter M. Chen , Satish Narayanasamy , and Thomas F . Wenisch . 2017 . TARP : Translating Acquire-Release Persistency . http:\/\/nvmw.eng.ucsd.edu\/ 2017\/assets\/abstracts\/1 . Aasheesh Kolli, Vaibhav Gogte, Ali Saidi, Stephan Diestelhorst, Peter M. Chen, Satish Narayanasamy, and Thomas F. Wenisch. 2017. TARP: Translating Acquire-Release Persistency. http:\/\/nvmw.eng.ucsd.edu\/ 2017\/assets\/abstracts\/1 ."},{"key":"e_1_3_2_2_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872381"},{"key":"e_1_3_2_2_33_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195709"},{"key":"e_1_3_2_2_34_1","doi-asserted-by":"publisher","DOI":"10.5555\/977395.977673"},{"key":"e_1_3_2_2_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037714"},{"key":"e_1_3_2_2_36_1","volume-title":"Crash Consistency in Encrypted Non-volatile Main Memory Systems. In 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA). 310\u2013 323","author":"Liu S.","unstructured":"S. Liu , A. Kolli , J. Ren , and S. Khan . 2018 . Crash Consistency in Encrypted Non-volatile Main Memory Systems. In 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA). 310\u2013 323 . S. Liu, A. Kolli, J. Ren, and S. Khan. 2018. Crash Consistency in Encrypted Non-volatile Main Memory Systems. In 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA). 310\u2013 323."},{"key":"e_1_3_2_2_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/268998.266665"},{"key":"e_1_3_2_2_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974684"},{"key":"e_1_3_2_2_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815987"},{"key":"e_1_3_2_2_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/3133920"},{"key":"e_1_3_2_2_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/1806596.1806636"},{"key":"e_1_3_2_2_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/3064176.3064215"},{"key":"e_1_3_2_2_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/PerCom.2013.6526735"},{"key":"e_1_3_2_2_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2016.2646340"},{"key":"e_1_3_2_2_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/128765.128770"},{"key":"e_1_3_2_2_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037730"},{"key":"e_1_3_2_2_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151018"},{"key":"e_1_3_2_2_49_1","unstructured":"Simo Neuvonen Antoni Wolski Markku Manner and Vilho Raatikka. 2011. Telecom Application Transaction Processing Benchmark. http: \/\/tatpbenchmark.sourceforge.net\/ .  Simo Neuvonen Antoni Wolski Markku Manner and Vilho Raatikka. 2011. Telecom Application Transaction Processing Benchmark. http: \/\/tatpbenchmark.sourceforge.net\/ ."},{"key":"e_1_3_2_2_50_1","volume-title":"Presented as part of the 5th USENIX Workshop on Hot Topics in Parallelism.","author":"Ouyang Jessica","unstructured":"Jessica Ouyang , Peter M. Chen , Jason Flinn , and Satish Narayanasamy . 2013. . . . And Region Serializability for All . In Presented as part of the 5th USENIX Workshop on Hot Topics in Parallelism. Jessica Ouyang, Peter M. Chen, Jason Flinn, and Satish Narayanasamy. 2013. . . . And Region Serializability for All. In Presented as part of the 5th USENIX Workshop on Hot Topics in Parallelism."},{"key":"e_1_3_2_2_51_1","volume-title":"Memory Persistency. In Proceeding of the 41st Annual International Symposium on Computer Architecture (ISCA \u201914)","author":"Pelley Steven","unstructured":"Steven Pelley , Peter M. Chen , and Thomas F. Wenisch . 2014 . Memory Persistency. In Proceeding of the 41st Annual International Symposium on Computer Architecture (ISCA \u201914) . IEEE Press, Piscataway, NJ, USA, 265\u2013276. http:\/\/dl.acm.org\/citation.cfm?id=2665671.2665712 Steven Pelley, Peter M. Chen, and Thomas F. Wenisch. 2014. Memory Persistency. In Proceeding of the 41st Annual International Symposium on Computer Architecture (ISCA \u201914). IEEE Press, Piscataway, NJ, USA, 265\u2013276. http:\/\/dl.acm.org\/citation.cfm?id=2665671.2665712"},{"key":"e_1_3_2_2_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830802"},{"key":"e_1_3_2_2_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124539"},{"key":"e_1_3_2_2_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080240"},{"key":"e_1_3_2_2_55_1","volume-title":"In Proceedings of the Autumn 1990 European UNIX Users\u00e2\u0102\u0179 Group Conference. 241\u2013248","author":"Snyder Peter","year":"1990","unstructured":"Peter Snyder . 1990 . tmpfs: A virtual memory file system . In In Proceedings of the Autumn 1990 European UNIX Users\u00e2\u0102\u0179 Group Conference. 241\u2013248 . Peter Snyder. 1990. tmpfs: A virtual memory file system. In In Proceedings of the Autumn 1990 European UNIX Users\u00e2\u0102\u0179 Group Conference. 241\u2013248."},{"key":"e_1_3_2_2_56_1","unstructured":"Transaction Processing Performance Council (TPC). 2010. TPC Benchmark B. http:\/\/www.tpc.org\/tpc_documents_current_versions\/pdf\/ tpc-c_v5-11.pdf .  Transaction Processing Performance Council (TPC). 2010. TPC Benchmark B. http:\/\/www.tpc.org\/tpc_documents_current_versions\/pdf\/ tpc-c_v5-11.pdf ."},{"key":"e_1_3_2_2_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950379"},{"key":"e_1_3_2_2_58_1","doi-asserted-by":"publisher","DOI":"10.14778\/2732951.2732960"},{"key":"e_1_3_2_2_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063436"},{"key":"e_1_3_2_2_60_1","volume-title":"2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA). 476\u2013488","author":"Xu C.","unstructured":"C. Xu , D. Niu , N. Muralimanohar , R. Balasubramonian , T. Zhang , S. Yu , and Y. Xie . 2015. Overcoming the challenges of crossbar resistive memory architectures . In 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA). 476\u2013488 . C. Xu, D. Niu, N. Muralimanohar, R. Balasubramonian, T. Zhang, S. Yu, and Y. Xie. 2015. Overcoming the challenges of crossbar resistive memory architectures. In 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA). 476\u2013488."},{"key":"e_1_3_2_2_61_1","volume-title":"Proceedings of the 14th Usenix Conference on File and Storage Technologies (FAST\u201916)","author":"Xu Jian","year":"2016","unstructured":"Jian Xu and Steven Swanson . 2016 . NOVA: A Log-structured File System for Hybrid Volatile\/Non-volatile Main Memories . In Proceedings of the 14th Usenix Conference on File and Storage Technologies (FAST\u201916) . USENIX Association, Berkeley, CA, USA, 323\u2013338. http: \/\/dl.acm.org\/citation.cfm?id=2930583.2930608 Jian Xu and Steven Swanson. 2016. NOVA: A Log-structured File System for Hybrid Volatile\/Non-volatile Main Memories. In Proceedings of the 14th Usenix Conference on File and Storage Technologies (FAST\u201916). USENIX Association, Berkeley, CA, USA, 323\u2013338. http: \/\/dl.acm.org\/citation.cfm?id=2930583.2930608"},{"key":"e_1_3_2_2_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/3132747.3132761"},{"key":"e_1_3_2_2_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540744"}],"event":{"name":"PLDI '18: ACM SIGPLAN Conference on Programming Language Design and Implementation","location":"Philadelphia PA USA","acronym":"PLDI '18","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages"]},"container-title":["Proceedings of the 39th ACM SIGPLAN Conference on Programming Language Design and Implementation"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3192366.3192367","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3192366.3192367","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3192366.3192367","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:07:52Z","timestamp":1750198072000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3192366.3192367"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6,11]]},"references-count":62,"alternative-id":["10.1145\/3192366.3192367","10.1145\/3192366"],"URL":"https:\/\/doi.org\/10.1145\/3192366.3192367","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/3296979.3192367","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2018,6,11]]},"assertion":[{"value":"2018-06-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}