{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:48:33Z","timestamp":1772164113792,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":84,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,6,11]],"date-time":"2018-06-11T00:00:00Z","timestamp":1528675200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100004359","name":"Vetenskapsr\u00e5det","doi-asserted-by":"publisher","award":["2016-05086"],"award-info":[{"award-number":["2016-05086"]}],"id":[{"id":"10.13039\/501100004359","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,6,11]]},"DOI":"10.1145\/3192366.3192393","type":"proceedings-article","created":{"date-parts":[[2018,6,12]],"date-time":"2018-06-12T08:16:01Z","timestamp":1528791361000},"page":"328-343","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["SWOOP: software-hardware co-design for non-speculative, execute-ahead, in-order cores"],"prefix":"10.1145","author":[{"given":"Kim-Anh","family":"Tran","sequence":"first","affiliation":[{"name":"Uppsala University, Sweden"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexandra","family":"Jimborean","sequence":"additional","affiliation":[{"name":"Uppsala University, Sweden"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Trevor E.","family":"Carlson","sequence":"additional","affiliation":[{"name":"National University of Singapore, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Konstantinos","family":"Koukos","sequence":"additional","affiliation":[{"name":"Uppsala University, Sweden"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Magnus","family":"Sj\u00e4lander","sequence":"additional","affiliation":[{"name":"NTNU, Norway"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stefanos","family":"Kaxiras","sequence":"additional","affiliation":[{"name":"Uppsala University, Sweden"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,6,11]]},"reference":[{"key":"e_1_3_2_2_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325100"},{"key":"e_1_3_2_2_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.476167"},{"key":"e_1_3_2_2_3_1","volume-title":"Proceedings of the 2017 International Symposium on Code Generation and Optimization, CGO 2017","author":"Ainsworth Sam","year":"2017","unstructured":"Sam Ainsworth and Timothy M. Jones . 2017. Software prefetching for indirect memory accesses . In Proceedings of the 2017 International Symposium on Code Generation and Optimization, CGO 2017 , Austin, TX, USA , February 4-8, 2017 , Vijay Janapa Reddi, Aaron Smith, and Lingjia Tang (Eds.). ACM, 305\u015b317. htp:\/\/dl.acm.org\/citation.cfm?id=3049865 Sam Ainsworth and Timothy M. Jones. 2017. Software prefetching for indirect memory accesses. In Proceedings of the 2017 International Symposium on Code Generation and Optimization, CGO 2017, Austin, TX, USA, February 4-8, 2017, Vijay Janapa Reddi, Aaron Smith, and Lingjia Tang (Eds.). ACM, 305\u015b317. htp:\/\/dl.acm.org\/citation.cfm?id=3049865"},{"key":"e_1_3_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30566-8_4"},{"key":"e_1_3_2_2_5_1","unstructured":"ARM. {n. d.}. ARM Cortex-A15 Processor. htp:\/\/www.arm.com\/ products\/processors\/cortex-a\/cortex-a15.php .  ARM. {n. d.}. ARM Cortex-A15 Processor. htp:\/\/www.arm.com\/ products\/processors\/cortex-a\/cortex-a15.php ."},{"key":"e_1_3_2_2_6_1","unstructured":"ARM. {n. d.}. ARM Cortex-A7 Processor. htp:\/\/www.arm.com\/ products\/processors\/cortex-a\/cortex-a7.php .  ARM. {n. d.}. ARM Cortex-A7 Processor. htp:\/\/www.arm.com\/ products\/processors\/cortex-a\/cortex-a7.php ."},{"key":"e_1_3_2_2_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.57"},{"key":"e_1_3_2_2_8_1","volume-title":"A 30 Year Retrospective on Dennard\u2019s MOSFET Scaling Paper","author":"Bohr Mark","year":"2007","unstructured":"Mark Bohr . 2007. A 30 Year Retrospective on Dennard\u2019s MOSFET Scaling Paper . IEEE Solid-State Circuits Society Newsletter 12, 1 ( 2007 ), 11\u015b13. Mark Bohr. 2007. A 30 Year Retrospective on Dennard\u2019s MOSFET Scaling Paper. IEEE Solid-State Circuits Society Newsletter 12, 1 (2007), 11\u015b13."},{"key":"e_1_3_2_2_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1941487.1941507"},{"key":"e_1_3_2_2_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750407"},{"key":"e_1_3_2_2_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"e_1_3_2_2_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2629677"},{"key":"e_1_3_2_2_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300995"},{"key":"e_1_3_2_2_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555814"},{"key":"e_1_3_2_2_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/563998.564037"},{"key":"e_1_3_2_2_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379248"},{"key":"e_1_3_2_2_17_1","volume-title":"38th International Symposium on Computer Architecture (ISCA 2011)","author":"Crago Neal Clayton","year":"2011","unstructured":"Neal Clayton Crago and Sanjay J. Patel . 2011. OUTRIDER: eicient memory latency tolerance with decoupled strands . In 38th International Symposium on Computer Architecture (ISCA 2011) , June 4-8, 2011 , San Jose, CA, USA. 117\u015b128. Neal Clayton Crago and Sanjay J. Patel. 2011. OUTRIDER: eicient memory latency tolerance with decoupled strands. In 38th International Symposium on Computer Architecture (ISCA 2011), June 4-8, 2011, San Jose, CA, USA. 117\u015b128."},{"key":"e_1_3_2_2_18_1","volume-title":"Technical Report CENG 98-25. Department of EE-Systems","author":"Dubois Michel","unstructured":"Michel Dubois and Yong Ho Song . 1998. Assisted Execution . Technical Report CENG 98-25. Department of EE-Systems , University of Southern California . Michel Dubois and Yong Ho Song. 1998. Assisted Execution. Technical Report CENG 98-25. Department of EE-Systems, University of Southern California."},{"key":"e_1_3_2_2_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263597"},{"key":"e_1_3_2_2_20_1","volume-title":"Dung Quoc Nguyen, Benjamin Walter Stolt, and Brian William Thompto.","author":"Eickemeyer Richard James","year":"2009","unstructured":"Richard James Eickemeyer , Hung Qui Le , Dung Quoc Nguyen, Benjamin Walter Stolt, and Brian William Thompto. 2009 . Load lookahead prefetch for microprocessors. US Patent 7,594,096. Richard James Eickemeyer, Hung Qui Le, Dung Quoc Nguyen, Benjamin Walter Stolt, and Brian William Thompto. 2009. Load lookahead prefetch for microprocessors. US Patent 7,594,096."},{"key":"e_1_3_2_2_21_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.491.0127"},{"key":"e_1_3_2_2_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/285930.285985"},{"key":"e_1_3_2_2_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379266"},{"key":"e_1_3_2_2_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830800"},{"key":"e_1_3_2_2_26_1","volume-title":"Patterson","author":"Hennessy John L.","year":"2011","unstructured":"John L. Hennessy and David A . Patterson . 2011 . Computer Architecture, Fifth Edition : A Quantitative Approach, Appendix H: Hardware and Software for VLIW and EPIC (5th ed.). Morgan Kaufmann Publishers Inc ., San Francisco, CA, USA. John L. Hennessy and David A. Patterson. 2011. Computer Architecture, Fifth Edition: A Quantitative Approach, Appendix H: Hardware and Software for VLIW and EPIC (5th ed.). Morgan Kaufmann Publishers Inc., San Francisco, CA, USA."},{"key":"e_1_3_2_2_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_3_2_2_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798281"},{"key":"e_1_3_2_2_29_1","volume-title":"16th International Conference on High-Performance Computer Architecture (HPCA-16 2010)","author":"Andrew","year":"2010","unstructured":"Andrew D. Hilton and Amir Roth. 2010. BOLT: Energy-eicient Out-ofOrder Latency-Tolerant execution . In 16th International Conference on High-Performance Computer Architecture (HPCA-16 2010) , 9-14 January 2010 , Bangalore, India, Matthew T. Jacob, Chita R. Das, and Pradip Bose (Eds.). IEEE Computer Society, 1\u015b12. Andrew D. Hilton and Amir Roth. 2010. BOLT: Energy-eicient Out-ofOrder Latency-Tolerant execution. In 16th International Conference on High-Performance Computer Architecture (HPCA-16 2010), 9-14 January 2010, Bangalore, India, Matthew T. Jacob, Chita R. Das, and Pradip Bose (Eds.). IEEE Computer Society, 1\u015b12."},{"key":"e_1_3_2_2_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/232973.233000"},{"key":"e_1_3_2_2_31_1","volume-title":"A 28 nm High-k\/MG Heterogeneous Multi-Core Mobile Application Processor With 2 GHz Cores and LowPower 1 GHz Cores. J. Solid-State Circuits 50, 1","author":"Igarashi Mitsuhiko","year":"2015","unstructured":"Mitsuhiko Igarashi , Toshifumi Uemura , Ryo Mori , Hiroshi Kishibe , Midori Nagayama , Masaaki Taniguchi , Kohei Wakahara , Toshiharu Saito , Masaki Fujigaya , Kazuki Fukuoka , Koji Nii , Takeshi Kataoka , and Toshihiro Hattori . 2015. A 28 nm High-k\/MG Heterogeneous Multi-Core Mobile Application Processor With 2 GHz Cores and LowPower 1 GHz Cores. J. Solid-State Circuits 50, 1 ( 2015 ), 92\u015b101. Mitsuhiko Igarashi, Toshifumi Uemura, Ryo Mori, Hiroshi Kishibe, Midori Nagayama, Masaaki Taniguchi, Kohei Wakahara, Toshiharu Saito, Masaki Fujigaya, Kazuki Fukuoka, Koji Nii, Takeshi Kataoka, and Toshihiro Hattori. 2015. A 28 nm High-k\/MG Heterogeneous Multi-Core Mobile Application Processor With 2 GHz Cores and LowPower 1 GHz Cores. J. Solid-State Circuits 50, 1 (2015), 92\u015b101."},{"key":"e_1_3_2_2_32_1","unstructured":"Intel. 2010. Intel\u2122 Microarchitecture Codename Nehalem Performance Monitoring Unit Programming Guide. Nehalem. https:\/\/software.intel.com\/sites\/default\/iles\/m\/5\/2\/c\/f\/1\/30320-Nehalem-PMU-Programming-Guide-Core.pdf.  Intel. 2010. Intel\u2122 Microarchitecture Codename Nehalem Performance Monitoring Unit Programming Guide. Nehalem. https:\/\/software.intel.com\/sites\/default\/iles\/m\/5\/2\/c\/f\/1\/30320-Nehalem-PMU-Programming-Guide-Core.pdf."},{"key":"e_1_3_2_2_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/2581122.2544161"},{"key":"e_1_3_2_2_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2764967.2771935"},{"key":"e_1_3_2_2_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950411"},{"key":"e_1_3_2_2_36_1","unstructured":"Vinod Kathail Michael Schlansker and B Ramakrishna Rau. 1994. HPL PlayDoh architecture speciication: Version 1.0. Hewlett Packard Laboratories Palo Alto California.  Vinod Kathail Michael Schlansker and B Ramakrishna Rau. 1994. HPL PlayDoh architecture speciication: Version 1.0. Hewlett Packard Laboratories Palo Alto California."},{"key":"e_1_3_2_2_37_1","unstructured":"Vinod Kathail Michael S Schlansker and B Ramakrishna Rau. 2000. HPL-PD architecture speciication: Version 1.1. Hewlett-Packard Laboratories.  Vinod Kathail Michael S Schlansker and B Ramakrishna Rau. 2000. HPL-PD architecture speciication: Version 1.1. Hewlett-Packard Laboratories."},{"key":"e_1_3_2_2_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2014.6893192"},{"key":"e_1_3_2_2_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.35"},{"key":"e_1_3_2_2_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2014.19"},{"key":"e_1_3_2_2_41_1","volume-title":"Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications, PDPTA \u201904","volume":"1","author":"Kim Jinwoo","year":"2004","unstructured":"Jinwoo Kim , Rodric M. Rabbah , Krishna V. Palem , and Weng-Fai Wong . 2004 . Adaptive Compiler Directed Prefetching for EPIC Processors . In Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications, PDPTA \u201904 , June 21-24, 2004, Las Vegas, Nevada, USA , Volume 1 , Hamid R. Arabnia (Ed.). CSREA Press, 495\u015b501. Jinwoo Kim, Rodric M. Rabbah, Krishna V. Palem, and Weng-Fai Wong. 2004. Adaptive Compiler Directed Prefetching for EPIC Processors. In Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications, PDPTA \u201904, June 21-24, 2004, Las Vegas, Nevada, USA, Volume 1, Hamid R. Arabnia (Ed.). CSREA Press, 495\u015b501."},{"key":"e_1_3_2_2_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/2892208.2892209"},{"key":"e_1_3_2_2_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/53990.54022"},{"key":"e_1_3_2_2_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/2133382.2133384"},{"key":"e_1_3_2_2_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/2445572.2445577"},{"key":"e_1_3_2_2_46_1","unstructured":"Sushil J. Louis. {n. d.}. CIGAR - Case Injected Genetic Algortihm. htp:\/\/www.cse.unr.edu\/~sushil\/class\/gas\/code\/cigar\/ htp:\/\/ecsl.cse. unr.edu\/~sushil\/class\/gas\/code\/cigar\/ .  Sushil J. Louis. {n. d.}. CIGAR - Case Injected Genetic Algortihm. htp:\/\/www.cse.unr.edu\/~sushil\/class\/gas\/code\/cigar\/ htp:\/\/ecsl.cse. unr.edu\/~sushil\/class\/gas\/code\/cigar\/ ."},{"key":"e_1_3_2_2_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379250"},{"key":"e_1_3_2_2_48_1","doi-asserted-by":"publisher","DOI":"10.5555\/144953.144998"},{"key":"e_1_3_2_2_49_1","volume-title":"Proceedings of the Ninth International Symposium on High-Performance Computer Architecture (HPCA\u201903)","author":"Mutlu Onur","year":"2003","unstructured":"Onur Mutlu , Jared Stark , Chris Wilkerson , and Yale N. Patt . 2003. Runahead Execution: An Alternative to Very Large Instruction Windows for Out-of-Order Processors . In Proceedings of the Ninth International Symposium on High-Performance Computer Architecture (HPCA\u201903) , Anaheim, California, USA , February 8-12, 2003 . IEEE Computer Society, 129\u015b140. Onur Mutlu, Jared Stark, Chris Wilkerson, and Yale N. Patt. 2003. Runahead Execution: An Alternative to Very Large Instruction Windows for Out-of-Order Processors. In Proceedings of the Ninth International Symposium on High-Performance Computer Architecture (HPCA\u201903), Anaheim, California, USA, February 8-12, 2003. IEEE Computer Society, 129\u015b140."},{"key":"e_1_3_2_2_50_1","unstructured":"NASA. 1999. NAS Parallel Benchmarks. htp:\/\/www.nas.nasa.gov\/ assets\/pdf\/techreports\/1999\/nas-99-011.pdf htp:\/\/www.nas.nasa.gov\/ assets\/pdf\/techreports\/1999\/nas-99-011.pdf .  NASA. 1999. NAS Parallel Benchmarks. htp:\/\/www.nas.nasa.gov\/ assets\/pdf\/techreports\/1999\/nas-99-011.pdf htp:\/\/www.nas.nasa.gov\/ assets\/pdf\/techreports\/1999\/nas-99-011.pdf ."},{"key":"e_1_3_2_2_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871577"},{"key":"e_1_3_2_2_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751889"},{"key":"e_1_3_2_2_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.13"},{"key":"e_1_3_2_2_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.150"},{"key":"e_1_3_2_2_55_1","volume-title":"Static Identiication of Delinquent Loads. In 2nd IEEE \/ ACM International Symposium on Code Generation and Optimization (CGO 2004)","author":"Panait Vlad-Mihai","year":"2004","unstructured":"Vlad-Mihai Panait , Amit Sasturkar , and Weng-Fai Wong . 2004 . Static Identiication of Delinquent Loads. In 2nd IEEE \/ ACM International Symposium on Code Generation and Optimization (CGO 2004) , 20-24 March 2004, San Jose, CA, USA. IEEE Computer Society, 303\u015b314. Vlad-Mihai Panait, Amit Sasturkar, and Weng-Fai Wong. 2004. Static Identiication of Delinquent Loads. In 2nd IEEE \/ ACM International Symposium on Code Generation and Optimization (CGO 2004), 20-24 March 2004, San Jose, CA, USA. IEEE Computer Society, 303\u015b314."},{"key":"e_1_3_2_2_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065043"},{"key":"e_1_3_2_2_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.5"},{"key":"e_1_3_2_2_58_1","doi-asserted-by":"publisher","DOI":"10.5555\/1025127.1026007"},{"key":"e_1_3_2_2_59_1","volume-title":"Fourth International Workshop","volume":"589","author":"Rau B. Ramakrishna","year":"1991","unstructured":"B. Ramakrishna Rau . 1991 . Data Flow and Dependence Analysis for Instruction Level Parallelism. In Languages and Compilers for Parallel Computing , Fourth International Workshop , Santa Clara, California, USA , August 7-9, 1991, Proceedings (Lecture Notes in Computer Science), Utpal Banerjee, David Gelernter, Alexandru Nicolau, and David A. Padua (Eds.), Vol. 589 . Springer, 236\u015b250. B. Ramakrishna Rau. 1991. Data Flow and Dependence Analysis for Instruction Level Parallelism. In Languages and Compilers for Parallel Computing, Fourth International Workshop, Santa Clara, California, USA, August 7-9, 1991, Proceedings (Lecture Notes in Computer Science), Utpal Banerjee, David Gelernter, Alexandru Nicolau, and David A. Padua (Eds.), Vol. 589. Springer, 236\u015b250."},{"key":"e_1_3_2_2_60_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080220"},{"key":"e_1_3_2_2_61_1","doi-asserted-by":"publisher","DOI":"10.5555\/580550.876429"},{"key":"e_1_3_2_2_62_1","doi-asserted-by":"publisher","DOI":"10.5555\/2665671.2665694"},{"key":"e_1_3_2_2_63_1","volume-title":"Patterson","author":"S\u00e9quin Carlo H.","year":"1982","unstructured":"Carlo H. S\u00e9quin and David A . Patterson . 1982 . Design and Implementation of RISC I. Technical Report UCB\/CSD-82-106. EECS Department, University of California , Berkeley. htp:\/\/www2.eecs.berkeley.edu\/ Pubs\/TechRpts\/1982\/5449.html Carlo H. S\u00e9quin and David A. Patterson. 1982. Design and Implementation of RISC I. Technical Report UCB\/CSD-82-106. EECS Department, University of California, Berkeley. htp:\/\/www2.eecs.berkeley.edu\/ Pubs\/TechRpts\/1982\/5449.html"},{"key":"e_1_3_2_2_64_1","volume-title":"Non-Speculative Branching","author":"Sheikh Rami","year":"2015","unstructured":"Rami Sheikh , James Tuck , and Eric Rotenberg . 2015. Control-Flow Decoupling: An Approach for Timely , Non-Speculative Branching . IEEE Trans. Computers 64, 8 ( 2015 ), 2182\u015b2203. Rami Sheikh, James Tuck, and Eric Rotenberg. 2015. Control-Flow Decoupling: An Approach for Timely, Non-Speculative Branching. IEEE Trans. Computers 64, 8 (2015), 2182\u015b2203."},{"key":"e_1_3_2_2_65_1","doi-asserted-by":"publisher","DOI":"10.1145\/357401.357403"},{"key":"e_1_3_2_2_66_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.224451"},{"key":"e_1_3_2_2_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024407"},{"key":"e_1_3_2_2_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379247"},{"key":"e_1_3_2_2_69_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2017.7863738"},{"key":"e_1_3_2_2_70_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523067"},{"key":"e_1_3_2_2_71_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.23"},{"key":"e_1_3_2_2_72_1","volume-title":"IEEE International Symposium on Performance Analysis of Systems and Software, ISPASS 2009, April 26-28, 2009, Boston, Massachusetts, USA, Proceedings. IEEE Computer Society, 207\u015b217","author":"Uzelac Vladimir","year":"2009","unstructured":"Vladimir Uzelac and Aleksandar Milenkovic . 2009 . Experiment lows and microbenchmarks for reverse engineering of branch predictor structures . In IEEE International Symposium on Performance Analysis of Systems and Software, ISPASS 2009, April 26-28, 2009, Boston, Massachusetts, USA, Proceedings. IEEE Computer Society, 207\u015b217 . Vladimir Uzelac and Aleksandar Milenkovic. 2009. Experiment lows and microbenchmarks for reverse engineering of branch predictor structures. In IEEE International Symposium on Performance Analysis of Systems and Software, ISPASS 2009, April 26-28, 2009, Boston, Massachusetts, USA, Proceedings. IEEE Computer Society, 207\u015b217."},{"key":"e_1_3_2_2_73_1","doi-asserted-by":"publisher","DOI":"10.1145\/358923.358939"},{"key":"e_1_3_2_2_74_1","doi-asserted-by":"publisher","DOI":"10.5555\/290940.290963"},{"key":"e_1_3_2_2_75_1","volume-title":"Program Slicing. In Proceedings of the 5th International Conference on Software Engineering","author":"Weiser Mark","year":"1981","unstructured":"Mark Weiser . 1981 . Program Slicing. In Proceedings of the 5th International Conference on Software Engineering , San Diego, California, USA , March 9-12, 1981., Seymour Jefrey and Leon G. Stucki (Eds.). IEEE Computer Society, 439\u015b449. htp:\/\/dl.acm.org\/citation.cfm?id=802557 Mark Weiser. 1981. Program Slicing. In Proceedings of the 5th International Conference on Software Engineering, San Diego, California, USA, March 9-12, 1981., Seymour Jefrey and Leon G. Stucki (Eds.). IEEE Computer Society, 439\u015b449. htp:\/\/dl.acm.org\/citation.cfm?id=802557"},{"key":"e_1_3_2_2_76_1","doi-asserted-by":"publisher","DOI":"10.1145\/1356058.1356073"},{"key":"e_1_3_2_2_77_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155671"},{"key":"e_1_3_2_2_78_1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"e_1_3_2_2_79_1","unstructured":"Xin-Xin Yang. 2014. An Introduction to the QorIQ LS1 Family. Presentation slides. htps:\/\/cache.freescale.com\/files\/training\/doc\/dwf\/ DWF14_APF_NET_T0162.pdf .  Xin-Xin Yang. 2014. An Introduction to the QorIQ LS1 Family. Presentation slides. htps:\/\/cache.freescale.com\/files\/training\/doc\/dwf\/ DWF14_APF_NET_T0162.pdf ."},{"key":"e_1_3_2_2_80_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300983"},{"key":"e_1_3_2_2_81_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830807"},{"key":"e_1_3_2_2_82_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346187"},{"key":"e_1_3_2_2_83_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.1987.233477"},{"key":"e_1_3_2_2_84_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379246"},{"key":"e_1_3_2_2_85_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.910816"}],"event":{"name":"PLDI '18: ACM SIGPLAN Conference on Programming Language Design and Implementation","location":"Philadelphia PA USA","acronym":"PLDI '18","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages"]},"container-title":["Proceedings of the 39th ACM SIGPLAN Conference on Programming Language Design and Implementation"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3192366.3192393","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3192366.3192393","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:07:53Z","timestamp":1750198073000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3192366.3192393"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6,11]]},"references-count":84,"alternative-id":["10.1145\/3192366.3192393","10.1145\/3192366"],"URL":"https:\/\/doi.org\/10.1145\/3192366.3192393","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/3296979.3192393","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2018,6,11]]},"assertion":[{"value":"2018-06-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}