{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,19]],"date-time":"2026-10-19T23:40:02Z","timestamp":1792453202939,"version":"4.5.0"},"reference-count":165,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2018,7,25]],"date-time":"2018-07-25T00:00:00Z","timestamp":1532476800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Comput. Surv."],"published-print":{"date-parts":[[2019,7,31]]},"abstract":"<jats:p>Dynamic and partial reconfiguration are key differentiating capabilities of field programmable gate arrays (FPGAs). While they have been studied extensively in academic literature, they find limited use in deployed systems. We review FPGA reconfiguration, looking at architectures built for the purpose, and the properties of modern commercial architectures. We then investigate design flows and identify the key challenges in making reconfigurable FPGA systems easier to design. Finally, we look at applications where reconfiguration has found use, as well as proposing new areas where this capability places FPGAs in a unique position for adoption.<\/jats:p>","DOI":"10.1145\/3193827","type":"journal-article","created":{"date-parts":[[2018,7,26]],"date-time":"2018-07-26T11:58:04Z","timestamp":1532606284000},"page":"1-39","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":205,"title":["FPGA Dynamic and Partial Reconfiguration"],"prefix":"10.1145","volume":"51","author":[{"given":"Kizheppatt","family":"Vipin","sequence":"first","affiliation":[{"name":"Nazarbayev University, Astana, Republic of Kazakhstan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0568-5048","authenticated-orcid":false,"given":"Suhaib A.","family":"Fahmy","sequence":"additional","affiliation":[{"name":"University of Warwick, Coventry, United Kingdom"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2018,7,25]]},"reference":[{"key":"e_1_2_1_1_1","volume-title":"Proceedings of ACM\/IEEE International Conference on Computer Design. 328--334","author":"Adya S. N."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.110"},{"key":"e_1_2_1_3_1","unstructured":"Altera. 2013a. Design Planning for Partial Reconfiguration. Altera.  Altera. 2013a. Design Planning for Partial Reconfiguration. Altera."},{"key":"e_1_2_1_4_1","unstructured":"Altera. 2013b. Quartus II Handbook Version 13.1. Altera.  Altera. 2013b. Quartus II Handbook Version 13.1. Altera."},{"key":"e_1_2_1_5_1","unstructured":"Altera. 2016a. Arria 10 CvP Initialization and Partial Reconfiguration over PCI Express User Guide. Altera.  Altera. 2016a. Arria 10 CvP Initialization and Partial Reconfiguration over PCI Express User Guide. Altera."},{"key":"e_1_2_1_6_1","unstructured":"Altera. 2016b. Quartus Prime Standard Edition Handbook. Altera.  Altera. 2016b. Quartus Prime Standard Edition Handbook. Altera."},{"key":"e_1_2_1_7_1","unstructured":"Altera. 2017. ug-partrecon: Partial Reconfiguration IP Core. Altera.  Altera. 2017. ug-partrecon: Partial Reconfiguration IP Core. Altera."},{"key":"e_1_2_1_8_1","unstructured":"Atmel. 2013. AT40K05 AT40K10 AT40K20 AT40K40 Datasheet. Altera.  Atmel. 2013. AT40K05 AT40K10 AT40K20 AT40K40 Datasheet. Altera."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1007\/s12530-013-9082-9"},{"key":"e_1_2_1_10_1","volume-title":"Proceedings of International Conference on ReConFigurable Computing and FPGAs (ReConFig14)","author":"Backasch R."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2079390"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.825678"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2007.29"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.17"},{"key":"e_1_2_1_15_1","volume-title":"Proceedings of International Conference on Field Programmable Logic and Applications (FPL).","author":"Beckhoff C."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-36424-2_26"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICSPS.2009.32"},{"key":"e_1_2_1_18_1","volume-title":"Proceedings of IEEE International Symposium on Parallel and Distributed Processing (IPDPS).","author":"Birla M."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2008.21"},{"key":"e_1_2_1_20_1","volume-title":"Proceedings of IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT).","author":"Bolchini C."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228803"},{"key":"e_1_2_1_22_1","volume-title":"Implementation of JPEG2000 arithmetic decoder using dynamic reconfiguration of FPGA. In Proceedings of International Conference on Image Processing (ICIP).","author":"Bouchoux S."},{"key":"e_1_2_1_23_1","doi-asserted-by":"crossref","volume-title":"A Virtual Hardware Operating System for the Xilinx XC6200","author":"Brebner G.","DOI":"10.1007\/3-540-61730-2_35"},{"key":"e_1_2_1_24_1","volume-title":"Proceedings of the IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM). 110--116","author":"Byma S."},{"key":"e_1_2_1_25_1","volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications (FPL).","author":"Capalija D."},{"key":"e_1_2_1_26_1","volume-title":"XAPP216: Correcting Single-Event Upsets Through Virtex Partial Configuration","author":"Carmichael C."},{"key":"e_1_2_1_27_1","volume-title":"XAPP197: Triple Module Redundancy Design Techniques for Virtex FPGAs","author":"Carmichael C."},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.821411"},{"key":"e_1_2_1_29_1","doi-asserted-by":"crossref","volume-title":"Hardware Task Scheduling for Partially Reconfigurable FPGAs","author":"Charitopoulos George","DOI":"10.1007\/978-3-319-16214-0_45"},{"key":"e_1_2_1_30_1","volume-title":"Proceedings of Communications and Electronics (ICCE).","author":"Choi C. S."},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.112"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2464996.2467283"},{"key":"e_1_2_1_33_1","volume-title":"Proceedings of IEEE International Symposium on Parallel 8 Distributed Processing, Workshops and PhD Forum (IPDPSW).","author":"Claus C."},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1524\/itit.2007.49.3.181"},{"key":"e_1_2_1_35_1","volume-title":"Proceedings of Design, Automation 8 Test in Europe Conference 8 Exhibition (DATE).","author":"Claus C."},{"key":"e_1_2_1_36_1","volume-title":"Proceedings of International Conference on Field Programmable Logic and Applications (FPL). 535--538","author":"Claus C."},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/508352.508353"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.49"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/228370.228387"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968299"},{"key":"e_1_2_1_41_1","volume-title":"Proceedings of IST Mobile and Wireless Comms. Summit.","author":"Delahaye J. P."},{"key":"e_1_2_1_42_1","volume-title":"Proceedings of International IEEE Northeast Workshop on Circuits and Systems and TAISA Conference. 355--358","author":"Delorme J."},{"key":"e_1_2_1_43_1","volume-title":"Caronte: A methodology for the implementation of partially dynamically self-reconfiguring systems on FPGA platforms. In VLSI-Soc: From Systems To Silicon.","author":"Donato Alberto","year":"2007"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/1328554.1328561"},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2009.6"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/CloudCom.2015.60"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.96"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.3844\/jcssp.2008.272.281"},{"key":"e_1_2_1_50_1","volume-title":"Proceedings of Forum on Specification and Design Languages (FDL).","author":"Fuente D. De La"},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/343647.343789"},{"key":"e_1_2_1_52_1","volume-title":"Proceedings of Design, Automation 8 Test in Europe Conference 8 Exhibition (DATE).","author":"Gao W."},{"key":"e_1_2_1_53_1","volume-title":"Proceedings of IEEE International Symposium on Parallel 8 Distributed Processing, Workshops and PhD Forum (IPDPSW).","author":"Gohringer D."},{"key":"e_1_2_1_54_1","volume-title":"Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM). 165--173","author":"Gokhale M."},{"key":"e_1_2_1_55_1","volume-title":"Proceeding of International Conference on Field-Programmable Technology. 1--8.","author":"Gong L."},{"key":"e_1_2_1_56_1","unstructured":"S. Guccione D. Levi and P. Sundararajan. 2004. JBits: Java Based Interface for Reconfigurable Computing. Technical Report. Xilinx Inc.  S. Guccione D. Levi and P. Sundararajan. 2004. JBits: Java Based Interface for Reconfigurable Computing. Technical Report. Xilinx Inc."},{"key":"e_1_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/CISP.2008.253"},{"key":"e_1_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2011.139"},{"key":"e_1_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/1027794.1027795"},{"key":"e_1_2_1_60_1","volume-title":"Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines (FCCM).","author":"Hauck S."},{"key":"e_1_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.775631"},{"key":"e_1_2_1_62_1","volume-title":"Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM).","author":"Hauser J. R."},{"key":"e_1_2_1_63_1","volume-title":"Proceedings of International Conference on Field Programmable Logic and Applications (FPL).","author":"Heiner J."},{"key":"e_1_2_1_64_1","volume-title":"PARBIT: A Tool to Transform Bitfiles to Implement Partial Reconfiguration of FIeld Programmable Gate Arrays (FPGA)","author":"Horta E. L.","year":"2001"},{"key":"e_1_2_1_65_1","volume-title":"Proceedings of IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM).","author":"How D."},{"key":"e_1_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1145\/1016568.1016583"},{"key":"e_1_2_1_67_1","volume-title":"Proceedings of International Conference on Field Programmable Logic and Applications (FPL).","author":"Huriaux C."},{"key":"e_1_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1155\/2012\/135926"},{"key":"e_1_2_1_69_1","doi-asserted-by":"crossref","unstructured":"H. Hussain K. Benkrid and H. Seker. 2014. Novel dynamic partial reconfiguration implementations of the support vector machine classifier on FPGA. Turkish Journal of Electrical Engineering 8 Computer Sciences 24 (2014) 3371--3387.  H. Hussain K. Benkrid and H. Seker. 2014. Novel dynamic partial reconfiguration implementations of the support vector machine classifier on FPGA. Turkish Journal of Electrical Engineering 8 Computer Sciences 24 (2014) 3371--3387.","DOI":"10.3906\/elk-1402-18"},{"key":"e_1_2_1_70_1","unstructured":"Intel. 2017a. UG-20066: Partial Reconfiguration Solutions IP User Guide.  Intel. 2017a. UG-20066: Partial Reconfiguration Solutions IP User Guide."},{"key":"e_1_2_1_71_1","unstructured":"Intel. 2017b. UG-OCL002 Intel FPGA SDK for OpenCL: Programing Guide.  Intel. 2017b. UG-OCL002 Intel FPGA SDK for OpenCL: Programing Guide."},{"key":"e_1_2_1_72_1","volume-title":"Proceedings of the International Symposium on Field-Programmable Custom Computing Machines (FCCM). 1--8.","author":"Jain A. K."},{"key":"e_1_2_1_73_1","volume-title":"Proceedings of the Design, Automation and Test in Europe Conference (DATE). 1628--1633","author":"Jain A. K."},{"key":"e_1_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2009.61"},{"key":"e_1_2_1_75_1","volume-title":"Proceedings of International Conference on Field Programmable Logic and Applications (FPL). 1--10","author":"Kachris C."},{"key":"e_1_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.380"},{"key":"e_1_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1145\/1128022.1128045"},{"key":"e_1_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45234-8_26"},{"key":"e_1_2_1_79_1","volume-title":"Proceedings of IEEE International Conference on Acoustics Speech and Signal Processing (ICASSP).","author":"Khraisha R."},{"key":"e_1_2_1_80_1","volume-title":"Proceedings of ARCS Workshops (ARCS). 1--12","author":"Koch D."},{"key":"e_1_2_1_81_1","volume-title":"Proceedings of Design, Automation 8 Test in Europe Conference 8 Exhibition (DATE).","author":"Koester M."},{"key":"e_1_2_1_82_1","volume-title":"Proceedings of European Workshop on Visual Information Processing (EUVIP). 226--231","author":"Krill B."},{"key":"e_1_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2013.24"},{"key":"e_1_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2015.99"},{"key":"e_1_2_1_85_1","volume-title":"ORCA Series 4 FPGAs","author":"Lattice Corp. 2003."},{"key":"e_1_2_1_86_1","volume-title":"Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines (FCCM).","author":"Li Z."},{"key":"e_1_2_1_87_1","volume-title":"Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM).","author":"Li Z."},{"key":"e_1_2_1_88_1","unstructured":"J. Lipsky. 2015. Retrieved from http:\/\/www.eetimes.com\/document.asp?doc_id=1325499.  J. Lipsky. 2015. Retrieved from http:\/\/www.eetimes.com\/document.asp?doc_id=1325499."},{"key":"e_1_2_1_89_1","volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications (FPL).","author":"Liu M."},{"key":"e_1_2_1_90_1","volume-title":"Technical Report MSR-TR-2009- 150. Microsoft Research.","author":"Liu S.","year":"2009"},{"key":"e_1_2_1_91_1","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360304"},{"key":"e_1_2_1_92_1","volume-title":"Proceedings of IEEE Global Telecommunications Conference (GLOBECOM).","author":"Lotze J."},{"key":"e_1_2_1_93_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-00641-8_22"},{"key":"e_1_2_1_94_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403699"},{"key":"e_1_2_1_95_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1996.564815"},{"key":"e_1_2_1_96_1","doi-asserted-by":"publisher","DOI":"10.5555\/549928.795745"},{"key":"e_1_2_1_97_1","volume-title":"Proceedings of International Conference on Field Programmable Logic and Applications (FPL).","author":"Lysaght P."},{"key":"e_1_2_1_98_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.532038"},{"key":"e_1_2_1_99_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-006-0017-6"},{"key":"e_1_2_1_100_1","doi-asserted-by":"publisher","DOI":"10.1155\/2008\/367860"},{"key":"e_1_2_1_101_1","doi-asserted-by":"publisher","DOI":"10.1145\/1862648.1862654"},{"key":"e_1_2_1_102_1","unstructured":"National. 1993. Configurable Logic Array (CLAy) Data Sheet. National Semiconductor.  National. 1993. Configurable Logic Array (CLAy) Data Sheet. National Semiconductor."},{"key":"e_1_2_1_103_1","volume-title":"Proceedings of Design, Automation 8 Test in Europe Conference 8 Exhibition. 833--838","author":"Navas B."},{"key":"e_1_2_1_104_1","volume-title":"Proceedings of International Conference on Field Programmable Logic and Applications (FPL). 240--245","author":"Noguera J."},{"key":"e_1_2_1_105_1","unstructured":"R. T. Ong. 1995. Programmable Logic Device which stores more than one configuration and means for switching configurations. US patent 5 426 378.  R. T. Ong. 1995. Programmable Logic Device which stores more than one configuration and means for switching configurations. US patent 5 426 378."},{"key":"e_1_2_1_106_1","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2009.13"},{"key":"e_1_2_1_107_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382679"},{"key":"e_1_2_1_108_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2009.2026607"},{"key":"e_1_2_1_109_1","doi-asserted-by":"publisher","DOI":"10.1145\/2068716.2068722"},{"key":"e_1_2_1_110_1","volume-title":"Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM). 113--121","author":"Patterson C.","year":"2000"},{"key":"e_1_2_1_112_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2756914"},{"key":"e_1_2_1_113_1","doi-asserted-by":"crossref","unstructured":"M. Platzner J. Teich and N. Wehn. 2010. Dynamically Reconfigurable Systems. Springer Netherlands.   M. Platzner J. Teich and N. Wehn. 2010. Dynamically Reconfigurable Systems. Springer Netherlands.","DOI":"10.1007\/978-90-481-3485-4"},{"key":"e_1_2_1_114_1","volume-title":"Proceedings of IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW). 189--197","author":"Purgato A."},{"key":"e_1_2_1_115_1","volume-title":"Proceedings of the International Symposium on Computer Architecture. 13--24","author":"Putnam A."},{"key":"e_1_2_1_116_1","volume-title":"Proceedings of International Conference on Field Programmable Logic and Applications (FPL).","author":"Raaijmakers S."},{"key":"e_1_2_1_117_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2015.52"},{"key":"e_1_2_1_118_1","volume-title":"Proceedings of IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM).","author":"Rabozzi M."},{"key":"e_1_2_1_119_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629435.1629480"},{"key":"e_1_2_1_120_1","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2009.33"},{"key":"e_1_2_1_121_1","volume-title":"Proceedings of International Conference on Field Programmable Logic and Applications (FPL). 455--458","author":"Santambrogio M. D."},{"key":"e_1_2_1_122_1","doi-asserted-by":"crossref","unstructured":"A. Schallenberg W. Nebel A. Herrholz P.A. Hartmann K. Gr\u00fcttner and F. Oppenheimer. 2010. Dynamically Reconfigurable Systems (1st ed.). Springer Chapter POLYDYN-Object-Oriented Modelling and Synthesis Targeting Dynamically Reconfigurable FPGAs 139--158.  A. Schallenberg W. Nebel A. Herrholz P.A. Hartmann K. Gr\u00fcttner and F. Oppenheimer. 2010. Dynamically Reconfigurable Systems (1st ed.). Springer Chapter POLYDYN-Object-Oriented Modelling and Synthesis Targeting Dynamically Reconfigurable FPGAs 139--158.","DOI":"10.1007\/978-90-481-3485-4_7"},{"key":"e_1_2_1_123_1","volume-title":"Proceedings of the Design, Automation and Test in Europe Conference (DATE). 970--975","author":"Schallenberg A."},{"key":"e_1_2_1_124_1","volume-title":"Proceedings of International Conference on Cognitive Radio Oriented Wireless Networks (CROWNCOM).","author":"Shreejith S."},{"key":"e_1_2_1_125_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744907"},{"key":"e_1_2_1_126_1","volume-title":"Proceedings of the Design, Automation and Test in Europe Conference (DATE).","author":"Shreejith S."},{"key":"e_1_2_1_127_1","doi-asserted-by":"crossref","unstructured":"L. Singhal and E. Bozorgzadeh. 2007. Multi-layer floorplanning for reconfigurable designs. IET Computers 8 Digital Techniques 1 4 (July 2007) 276--294.  L. Singhal and E. Bozorgzadeh. 2007. Multi-layer floorplanning for reconfigurable designs. IET Computers 8 Digital Techniques 1 4 (July 2007) 276--294.","DOI":"10.1049\/iet-cdt:20070012"},{"key":"e_1_2_1_128_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/18\/3\/035204"},{"key":"e_1_2_1_129_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2011.146"},{"key":"e_1_2_1_130_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.99"},{"key":"e_1_2_1_132_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950425"},{"key":"e_1_2_1_133_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2011.2167713"},{"key":"e_1_2_1_135_1","volume-title":"Proceedings of International Conference on Computer and Communication Engineering.","author":"Taghipour H."},{"key":"e_1_2_1_136_1","volume-title":"Proceedings of the Canadian Workshop on Field-Programmable Devices (FPD). 138--143","author":"Tau E."},{"key":"e_1_2_1_137_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045086"},{"key":"e_1_2_1_138_1","volume-title":"Proceedings of The Nordic Microelectronics Event (NORCHIP).","author":"Torresen J."},{"key":"e_1_2_1_139_1","volume-title":"Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines (FCCM). 22--28","author":"Trimberger S."},{"key":"e_1_2_1_140_1","volume-title":"Proceedings of the International Conference on Field Programmable Technology (FPT). 1--6.","author":"Vipin K."},{"key":"e_1_2_1_141_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-28365-9_2"},{"key":"e_1_2_1_142_1","volume-title":"Proceedings of IEEE International Conference on Field-Programmable Technology (FPT).","author":"Vipin K."},{"key":"e_1_2_1_143_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2013.119"},{"key":"e_1_2_1_144_1","volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications (FPL).","author":"Vipin K."},{"key":"e_1_2_1_145_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2014.2314390"},{"key":"e_1_2_1_146_1","volume-title":"Proceedings of the NASA\/ESA Conference on Adaptive Hardware and Systems (AHS).","author":"Vipin K."},{"key":"e_1_2_1_147_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-010-0457-4"},{"key":"e_1_2_1_149_1","volume-title":"Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines.","author":"Wirthlin M. J."},{"key":"e_1_2_1_150_1","volume-title":"Proceedings of International Conference on Field Programmable Logic and Applications (FPL).","author":"Xiao Z."},{"key":"e_1_2_1_151_1","unstructured":"Xilinx Inc. 1996. Programmable Logic Data Book.  Xilinx Inc. 1996. Programmable Logic Data Book."},{"key":"e_1_2_1_152_1","unstructured":"Xilinx Inc. 2003. DS031: Virtex-II Platform FPGAs.  Xilinx Inc. 2003. DS031: Virtex-II Platform FPGAs."},{"key":"e_1_2_1_153_1","unstructured":"Xilinx Inc. 2004a. XAPP151: Virtex Series Configuration Architecture User Guide.  Xilinx Inc. 2004a. XAPP151: Virtex Series Configuration Architecture User Guide."},{"key":"e_1_2_1_154_1","volume-title":"Xilinx Device Drivers Documentation","author":"Xilinx Inc. 2004b."},{"key":"e_1_2_1_155_1","volume-title":"DS280: OPB HWICAP","author":"Xilinx Inc. 2006."},{"key":"e_1_2_1_156_1","volume-title":"UG070: Virtex-4 FPGA User Guide","author":"Xilinx Inc. 2008."},{"key":"e_1_2_1_157_1","volume-title":"DS586: XPS HWICAP","author":"Xilinx Inc. 2010."},{"key":"e_1_2_1_158_1","volume-title":"DS083: Virtex-II Pro and Virtex-II Pro-X Platform FPGAs","author":"Xilinx Inc. 2011a."},{"key":"e_1_2_1_159_1","volume-title":"UG360: Virtex 6 FPGA Configuration User Guide","author":"Xilinx Inc. 2011b."},{"key":"e_1_2_1_160_1","volume-title":"UG585: Zynq-7000 All Programmable SoC Technical Reference Manual","author":"Xilinx Inc. 2013a."},{"key":"e_1_2_1_161_1","volume-title":"UG682: PlanAhead User Guide","author":"Xilinx Inc. 2013b."},{"key":"e_1_2_1_162_1","volume-title":"UG910: Vivado Design Suite User Guide","author":"Xilinx Inc. 2014."},{"key":"e_1_2_1_163_1","volume-title":"UG570: UltraScale Architecture Configuration","author":"Xilinx Inc. 2015."},{"key":"e_1_2_1_164_1","volume-title":"UltraScale Architecture and Product Overview","author":"Xilinx Inc. 2016."},{"key":"e_1_2_1_165_1","volume-title":"UG1023: SDAccel Environment User Guide. Xilinx","author":"Xilinx Inc. 2017a."},{"key":"e_1_2_1_166_1","volume-title":"UG893: Vivado Design Suite User Guide","author":"Xilinx Inc. 2017b."},{"key":"e_1_2_1_167_1","volume-title":"UG909: Vivado Design Suite User Guide Partial Reconfiguration","author":"Xilinx Inc. 2017c."},{"key":"e_1_2_1_168_1","doi-asserted-by":"publisher","DOI":"10.1145\/1925861.1925882"},{"key":"e_1_2_1_169_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120839"},{"key":"e_1_2_1_170_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629091.1629092"}],"container-title":["ACM Computing Surveys"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3193827","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3193827","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T17:49:15Z","timestamp":1750268955000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3193827"}},"subtitle":["A Survey of Architectures, Methods, and Applications"],"short-title":[],"issued":{"date-parts":[[2018,7,25]]},"references-count":165,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2019,7,31]]}},"alternative-id":["10.1145\/3193827"],"URL":"https:\/\/doi.org\/10.1145\/3193827","relation":{},"ISSN":["0360-0300","1557-7341"],"issn-type":[{"value":"0360-0300","type":"print"},{"value":"1557-7341","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,7,25]]},"assertion":[{"value":"2016-12-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2018-02-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2018-07-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}