{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,5]],"date-time":"2025-07-05T04:14:02Z","timestamp":1751688842863,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,5,30]],"date-time":"2018-05-30T00:00:00Z","timestamp":1527638400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,5,30]]},"DOI":"10.1145\/3194554.3194564","type":"proceedings-article","created":{"date-parts":[[2018,6,7]],"date-time":"2018-06-07T13:57:46Z","timestamp":1528379866000},"page":"135-140","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Improving the Security of Split Manufacturing Using a Novel BEOL Signal Selection Method"],"prefix":"10.1145","author":[{"given":"Suyuan","family":"Chen","sequence":"first","affiliation":[{"name":"University of Cincinnati, Cincinnati, OH, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ranga","family":"Vemuri","sequence":"additional","affiliation":[{"name":"University of Cincinnati, Cincinnati, OH, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,5,30]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","unstructured":"S. Reda A. B. Kahng and Q. Wang. 2005. Architecture and details of a high quality large-scale analytical placer 2005 ICCAD. San Jose California 891--898.","DOI":"10.5555\/1129601.1129727"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/800263.809204"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/2492708.2492947"},{"key":"e_1_3_2_1_6_1","volume-title":"Split manufacturing method for advanced semiconductor circuits. (27","author":"Jarvis M.G.","year":"2007","unstructured":"R.W. Jarvis and M.G. McIntyre. 2007. Split manufacturing method for advanced semiconductor circuits. (27 March. 2007)."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"H. Ekin Sumbul Q. Zhu F. Franchetti K. Vaidyanathan R. Liu and L. T. Pileggi. 2014. Efficient and secure intellectual property (IP) design with split fabrication 2014 IEEE International Symposium on HOST. Arlington VA 13--18.","DOI":"10.1109\/HST.2014.6855561"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","unstructured":"J. Hu W. Mak L. Feng Y. Wang and J. Rajendran. 2017. Making Split Fabrication Synergistically Secure and Manufacturable 2017 ICCAD. Irvine California 313--320.","DOI":"10.5555\/3199700.3199742"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.785838"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"M. Sika M. Bajura M. Jagasivamani P. Gadfort and M. Fritze. 2014. Split-fabrication obfuscation: Metrics and techniques 2014 IEEE International Symposium on HOST. Arlington VA 7--12.","DOI":"10.1109\/HST.2014.6855560"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","unstructured":"J. Rajendran M. Rostami F. Koushanfar and R. Karri. 2013. Hardware security: threat models and metrics. In 2013 ICCAD. San Jose California 819--823.","DOI":"10.5555\/2561828.2561985"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.925783"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","unstructured":"J. Rajendran O. Sinanoglu and R. Karri. 2013. Is split manufacturing secure?. In 2013 DATE. Grenoble France 1259--1264.","DOI":"10.5555\/2485288.2485591"},{"key":"e_1_3_2_1_14_1","volume-title":"ITC'99 Benchmarks.","author":"Squillero","year":"2017","unstructured":"Squillero. 2017. ITC'99 Benchmarks. (2017). deftempurl%https:\/\/github.com\/squillero\/itc99-poli tempurl"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","unstructured":"R. Torrance and D. James. 2011. The state-of-the-art in semiconductor reverse engineering 48th DAC. San Diego CA 333--338. 10.1145\/2024724.2024805","DOI":"10.1145\/2024724.2024805"},{"volume-title":"2014 IEEE International Symposium on HOST","author":"Vaidyanathan B. P.","key":"e_1_3_2_1_16_1","unstructured":"K. Vaidyanathan, B. P. Das, E. Sumbul, R. Liu, and L. Pileggi. 2014. Building trusted ICs using split fabrication. In 2014 IEEE International Symposium on HOST. Arlington, VA, 1--6."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.846365"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","unstructured":"Y. Xie C. Bao and A. Srivastava. 2015. Security-Aware Design Flow for 2.5D IC Technology TrustED@CCS. Denver CO 31--38. 10.1145\/2808414.2808420","DOI":"10.1145\/2808414.2808420"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","unstructured":"J. Hu Y. Wang P. Chen and J. Rajendran. 2016. The Cat and Mouse in Split Manufacturing. In 2016 DAC. Austin Texas 1--6. 10.1145\/2897937.2898104","DOI":"10.1145\/2897937.2898104"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"J. Hu Y. Wang P. Chen and J. Rajendran. 2017. Routing Perturbation for Enhanced Security in Split Manufacturing 2017 ASP-DAC. Chiba Tokyo 505--510.","DOI":"10.1109\/ASPDAC.2017.7858390"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","unstructured":"P. Yang and M. Marek-Sadowskae. 2016. Making Split-Fabrication More Secure. In 2016 ICCAD. Austin Texas 1--8. 10.1145\/2966986.2967053","DOI":"10.1145\/2966986.2967053"},{"key":"e_1_3_2_1_22_1","volume-title":"Zhou and Yier Jin","author":"Ho Z.","year":"2016","unstructured":"T. Ho Z. Chen, P. Zhou and Yier Jin. 2016. How secure is split manufacturing in preventing hardware trojan? 2016 IEEE AsianHOST. Yilan, Taiwan, 1--6."}],"event":{"name":"GLSVLSI '18: Great Lakes Symposium on VLSI 2018","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Chicago IL USA","acronym":"GLSVLSI '18"},"container-title":["Proceedings of the 2018 Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3194554.3194564","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3194554.3194564","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,5]],"date-time":"2025-07-05T01:09:54Z","timestamp":1751677794000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3194554.3194564"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5,30]]},"references-count":21,"alternative-id":["10.1145\/3194554.3194564","10.1145\/3194554"],"URL":"https:\/\/doi.org\/10.1145\/3194554.3194564","relation":{},"subject":[],"published":{"date-parts":[[2018,5,30]]},"assertion":[{"value":"2018-05-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}