{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:36:18Z","timestamp":1750221378807,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":10,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,5,30]],"date-time":"2018-05-30T00:00:00Z","timestamp":1527638400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,5,30]]},"DOI":"10.1145\/3194554.3194569","type":"proceedings-article","created":{"date-parts":[[2018,6,7]],"date-time":"2018-06-07T13:57:46Z","timestamp":1528379866000},"page":"87-92","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["A Framework Exploiting Process Variability to Improve Energy Efficiency in FPGA Applications"],"prefix":"10.1145","author":[{"given":"Konstantinos","family":"Maragos","sequence":"first","affiliation":[{"name":"National Technical University of Athens, Athens, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"George","family":"Lentaris","sequence":"additional","affiliation":[{"name":"National Technical University of Athens, Athens, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ioannis","family":"Stratakos","sequence":"additional","affiliation":[{"name":"National Technical University of Athens, Athens, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimitrios","family":"Soudris","sequence":"additional","affiliation":[{"name":"National Technical University of Athens, Athens, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,5,30]]},"reference":[{"volume-title":"Measure twice and cut once: Robust dynamic voltage scaling for FPGAs","author":"Ahmed Ibrahim","key":"e_1_3_2_1_1_1","unstructured":"Ibrahim Ahmed, Shuze Zhao, Olivier Trescases, and Vaughn Betz. 2016. Measure twice and cut once: Robust dynamic voltage scaling for FPGAs. In FPL. IEEE, 1--11."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","unstructured":"Safeen Huda Jason Anderson and Hirotaka Tamura. 2014. Optimizing effective interconnect capacitance for FPGA power reduction. In FPGA. ACM 11--20. 10.1145\/2554688.2554788","DOI":"10.1145\/2554688.2554788"},{"volume-title":"Clock-aware placement for FPGAs","author":"Lamoureux Julien","key":"e_1_3_2_1_3_1","unstructured":"Julien Lamoureux and Steven JE Wilton. 2007. Clock-aware placement for FPGAs. In FPL. IEEE, 124--131."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","unstructured":"Joshua M Levine Edward Stott and Peter YK Cheung. 2014. Dynamic voltage & frequency scaling with online slack measurement. In FPGA. ACM 65--74. 10.1145\/2554688.2554784","DOI":"10.1145\/2554688.2554784"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/3130379.3130484"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/2541731"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2365963"},{"volume-title":"CAD, circuit, and system issues","author":"Reddi Vijay Janapa","key":"e_1_3_2_1_8_1","unstructured":"Vijay Janapa Reddi, David Z Pan, Sani R Nassif, and Keith A Bowman. 2012. Robust and resilient designs from the bottom-up: Technology, CAD, circuit, and system issues. In ASP-DAC. IEEE, 7--16."},{"volume-title":"A sub-threshold FPGA with low-swing dual-VDD interconnect in 90nm CMOS","author":"Ryan Joseph F","key":"e_1_3_2_1_9_1","unstructured":"Joseph F Ryan and Benton H Calhoun. 2010. A sub-threshold FPGA with low-swing dual-VDD interconnect in 90nm CMOS. In CICC. IEEE, 1--4."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723152"}],"event":{"name":"GLSVLSI '18: Great Lakes Symposium on VLSI 2018","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Chicago IL USA","acronym":"GLSVLSI '18"},"container-title":["Proceedings of the 2018 Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3194554.3194569","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3194554.3194569","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:26:47Z","timestamp":1750213607000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3194554.3194569"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5,30]]},"references-count":10,"alternative-id":["10.1145\/3194554.3194569","10.1145\/3194554"],"URL":"https:\/\/doi.org\/10.1145\/3194554.3194569","relation":{},"subject":[],"published":{"date-parts":[[2018,5,30]]},"assertion":[{"value":"2018-05-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}