{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:36:18Z","timestamp":1750221378662,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,5,30]],"date-time":"2018-05-30T00:00:00Z","timestamp":1527638400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,5,30]]},"DOI":"10.1145\/3194554.3194576","type":"proceedings-article","created":{"date-parts":[[2018,6,7]],"date-time":"2018-06-07T13:57:46Z","timestamp":1528379866000},"page":"75-80","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["TaSaT"],"prefix":"10.1145","author":[{"given":"Mohamad Hammam","family":"Alsafrjalani","sequence":"first","affiliation":[{"name":"University of Miami, Coral Gables, FL, USA"}]},{"given":"Tosiron","family":"Adegbija","sequence":"additional","affiliation":[{"name":"University of Arizona, Tuscon, AZ, USA"}]}],"member":"320","published-online":{"date-parts":[[2018,5,30]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","unstructured":"Adegbija T.; Gordon-Ross A. \"Thermal-aware phase-based tuning of embedded systems \" Great Lakes Symposium on VLSI (GLSVLSI) 2014 10.1145\/2591513.2591586","DOI":"10.1145\/2591513.2591586"},{"key":"e_1_3_2_1_2_1","volume-title":"Con. on Performance Computing and Communications","author":"Adegbija T.","year":"2014","unstructured":"Adegbija, T.; Gordon-Ross, A.; Rawlins, M., \"Analysis of cache tuner architectural layouts for multicore embedded systems,\" Int. Con. on Performance Computing and Communications, 2014."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2902987"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/EUC.2014.12"},{"key":"e_1_3_2_1_5_1","unstructured":"ARM Ltd. big.LITTLE Technology White Paper: http:\/\/www.arm.com\/files\/pdf\/big_LITTLE_Technology_the_Futue_of_Mobile.pdf"},{"key":"e_1_3_2_1_6_1","unstructured":"ARM Ltd. https:\/\/developer.arm.com\/products\/architecture\/a-profile\/docs\/100113\/latest\/hardware-description\/juno-arm-development-platform-soc"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.39"},{"key":"e_1_3_2_1_9_1","unstructured":"EEMBC. The Embedded Microprocessor Benchmark Consortium http:\/\/www.eembc.org\/benchmark\/automotive_sl.php Sept. 2013"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379266"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278537"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.15"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871561"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485936"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","unstructured":"Kim K.; Kim D.; Park C.; \"Real-time scheduling in heterogeneous dual-core architectures \" International Conference on Parallel and Distributed Systems 2006 10.1109\/ICPADS.2006.90","DOI":"10.1109\/ICPADS.2006.90"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956569"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.379"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344610"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/980152.980157"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337184"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/1874620.1874852"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859635"}],"event":{"name":"GLSVLSI '18: Great Lakes Symposium on VLSI 2018","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Chicago IL USA","acronym":"GLSVLSI '18"},"container-title":["Proceedings of the 2018 Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3194554.3194576","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3194554.3194576","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:26:47Z","timestamp":1750213607000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3194554.3194576"}},"subtitle":["Thermal-Aware Scheduling and Tuning Algorithm for Heterogeneous and Configurable Embedded Systems"],"short-title":[],"issued":{"date-parts":[[2018,5,30]]},"references-count":23,"alternative-id":["10.1145\/3194554.3194576","10.1145\/3194554"],"URL":"https:\/\/doi.org\/10.1145\/3194554.3194576","relation":{},"subject":[],"published":{"date-parts":[[2018,5,30]]},"assertion":[{"value":"2018-05-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}