{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T13:43:19Z","timestamp":1773841399180,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,5,30]],"date-time":"2018-05-30T00:00:00Z","timestamp":1527638400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,5,30]]},"DOI":"10.1145\/3194554.3194578","type":"proceedings-article","created":{"date-parts":[[2018,6,7]],"date-time":"2018-06-07T13:57:46Z","timestamp":1528379866000},"page":"243-248","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Towards Near-Data Processing of Compare Operations in 3D-Stacked Memory"],"prefix":"10.1145","author":[{"given":"Palash","family":"Das","sequence":"first","affiliation":[{"name":"Indian Institute of Technology, Guwahati, Guwahati, India"}]},{"given":"Hemangee K.","family":"Kapoor","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology, Guwahati, Guwahati, India"}]}],"member":"320","published-online":{"date-parts":[[2018,5,30]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554787"},{"key":"e_1_3_2_1_2_1","volume-title":"mbox","author":"Hybrid Memory Cube Consortium et al","year":"2013","unstructured":"Hybrid Memory Cube Consortium et almbox. . 2013. Hybrid memory cube specification 1.0. Last Revision Jan (2013)."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1376616.1376712"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750397"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_8_1","volume-title":"2015 d. NDA: Near-DRAM acceleration architecture leveraging commodity DRAM devices and standard memory modules","author":"Farmahini-Farahani","unstructured":"Farmahini-Farahani et al. . 2015 d. NDA: Near-DRAM acceleration architecture leveraging commodity DRAM devices and standard memory modules. In HPCA. IEEE, 283--295."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.22"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"Kang et al. . 2012. FlexRAM: Toward an advanced intelligent memory system ICCD. IEEE 5--14.","DOI":"10.1109\/ICCD.2012.6378608"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"Lee et al. . 2017. Excavating the Hidden Parallelism Inside DRAM Architectures With Buffered Compares. IEEE Trans. on VLSI Syst. (2017).","DOI":"10.3850\/9783981537079_0512"},{"key":"e_1_3_2_1_13_1","volume-title":"2009 b. CACTI 6.0: A tool to model large caches. HP laboratories","author":"Muralimanohar","year":"2009","unstructured":"Muralimanohar et al. . 2009 b. CACTI 6.0: A tool to model large caches. HP laboratories (2009), 22--31."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-10424-4_17"},{"key":"e_1_3_2_1_15_1","unstructured":"Pugsley et al. . 2014 a. NDC: Analyzing the impact of 3D-stacked memory"},{"key":"e_1_3_2_1_16_1","unstructured":"logic devices on MapReduce workloads ISPASS. IEEE 190--200."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/2755753.2755915"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2434872"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2771937.2771945"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"Zhu et al. . 2013. A 3D-stacked logic-in-memory accelerator for application-specific data intensive computing. In 3D Systems Integration Conference (3DIC) IEEE Int. IEEE 1--7.","DOI":"10.1109\/3DIC.2013.6702348"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2600212.2600213"},{"key":"e_1_3_2_1_22_1","unstructured":"Mingyu Gao and Christos Kozyrakis . 2016. HRL: efficient and flexible reconfigurable logic for near-data processing HPCA. Ieee 126--137."},{"key":"e_1_3_2_1_23_1","volume-title":"Hybrid memory cube new DRAM architecture increases density and performance VLSI Technology (VLSIT)","author":"Jeddeloh Joe","year":"2012","unstructured":"Joe Jeddeloh and Brent Keeth . 2012. Hybrid memory cube new DRAM architecture increases density and performance VLSI Technology (VLSIT), 2012 Symposium on. IEEE, 87--88."},{"key":"e_1_3_2_1_24_1","volume-title":"Hot Chips 23 Symposium (HCS)","author":"J Thomas Pawlowski","year":"2011","unstructured":"J Thomas Pawlowski . 2011. Hybrid memory cube (HMC). In Hot Chips 23 Symposium (HCS), 2011 IEEE. IEEE, 1--24."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","unstructured":"Kiran Puttaswamy and Gabriel H Loh . 2006. Thermal analysis of a 3D die-stacked high-performance microprocessor GLSVLSI. ACM 19--24. 10.1145\/1127908.1127915","DOI":"10.1145\/1127908.1127915"},{"key":"e_1_3_2_1_26_1","volume-title":"High bandwidth memory (hbm) dram. JESD235","author":"Standard JEDEC","year":"2013","unstructured":"JEDEC Standard . 2013. High bandwidth memory (hbm) dram. JESD235 (2013)."}],"event":{"name":"GLSVLSI '18: Great Lakes Symposium on VLSI 2018","location":"Chicago IL USA","acronym":"GLSVLSI '18","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"]},"container-title":["Proceedings of the 2018 Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3194554.3194578","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3194554.3194578","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:26:47Z","timestamp":1750213607000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3194554.3194578"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5,30]]},"references-count":26,"alternative-id":["10.1145\/3194554.3194578","10.1145\/3194554"],"URL":"https:\/\/doi.org\/10.1145\/3194554.3194578","relation":{},"subject":[],"published":{"date-parts":[[2018,5,30]]},"assertion":[{"value":"2018-05-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}