{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:36:18Z","timestamp":1750221378544,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,5,30]],"date-time":"2018-05-30T00:00:00Z","timestamp":1527638400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,5,30]]},"DOI":"10.1145\/3194554.3194581","type":"proceedings-article","created":{"date-parts":[[2018,6,7]],"date-time":"2018-06-07T13:57:46Z","timestamp":1528379866000},"page":"249-254","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Utility Aware Snoozy Caches for Energy Efficient Chip Multi-Processors"],"prefix":"10.1145","author":[{"given":"Ashwini A.","family":"Kulkarni","sequence":"first","affiliation":[{"name":"College of Engineering, Pune, Pune, India"}]},{"given":"Shounak","family":"Chakraborty","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology, Guwahati, Guwahati, India"}]},{"given":"Shrinivas P.","family":"Mahajan","sequence":"additional","affiliation":[{"name":"College of Engineering, Pune, Pune, India"}]},{"given":"Hemangee K.","family":"Kapoor","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology, Guwahati, Guwahati, India"}]}],"member":"320","published-online":{"date-parts":[[2018,5,30]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1327171.1327184"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/WAMCA.2011.14"},{"key":"e_1_3_2_1_3_1","volume-title":"Drowsy Cache Partitioning for Reduced Static and Dynamic Energy in the Cache Hierarchy. International Green Computing Conference (IGCC) (June .","author":"Fitzgerald B.","year":"2013","unstructured":"B. Fitzgerald et al. . 2013. Drowsy Cache Partitioning for Reduced Static and Dynamic Energy in the Cache Hierarchy. International Green Computing Conference (IGCC) (June . 2013), 1--6."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"C Bienia et al. . 2008. The PARSEC Benchmark Suite: Characterization and Architectural Implications. Princeton University Tech. Rep. TR-811-08 (2008).","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/1762146.1762152"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","unstructured":"Hang-Sheng Wang et al. . 2002 a. Orion: a power-performance simulator for interconnection networks MICRO-35. 294 -- 305.","DOI":"10.5555\/774861.774893"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545232"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313948"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2016720"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344526"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/645989.674326"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2032916"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/860176.860181"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","unstructured":"H. K. Kapoor et al. . 2015. Static energy reduction by performance linked cache capacity management in Tiled CMPs ACM SAC. 10.1145\/2695664.2695763","DOI":"10.1145\/2695664.2695763"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"e_1_3_2_1_17_1","unstructured":"Naveen M. et al. . 2008. CACTI 6.0: A Tool to Understand Large Caches. (2008)."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.suscom.2013.11.001"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/1950815.1950872"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2480741.2480749"}],"event":{"name":"GLSVLSI '18: Great Lakes Symposium on VLSI 2018","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Chicago IL USA","acronym":"GLSVLSI '18"},"container-title":["Proceedings of the 2018 Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3194554.3194581","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3194554.3194581","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:26:47Z","timestamp":1750213607000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3194554.3194581"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5,30]]},"references-count":20,"alternative-id":["10.1145\/3194554.3194581","10.1145\/3194554"],"URL":"https:\/\/doi.org\/10.1145\/3194554.3194581","relation":{},"subject":[],"published":{"date-parts":[[2018,5,30]]},"assertion":[{"value":"2018-05-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}