{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,5]],"date-time":"2025-07-05T04:14:02Z","timestamp":1751688842242,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,5,30]],"date-time":"2018-05-30T00:00:00Z","timestamp":1527638400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,5,30]]},"DOI":"10.1145\/3194554.3194593","type":"proceedings-article","created":{"date-parts":[[2018,6,7]],"date-time":"2018-06-07T13:57:46Z","timestamp":1528379866000},"page":"81-86","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Interfacing 3D-stacked Electronic and Optical NoCs with Mixed CMOS-ECL Bridges"],"prefix":"10.1145","author":[{"given":"Mahdi","family":"Tala","sequence":"first","affiliation":[{"name":"University of Ferrara, Ferrara, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Oliver","family":"Schrape","sequence":"additional","affiliation":[{"name":"IHP Microelectronics, Frankfurt Oder, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Milos","family":"Krstic","sequence":"additional","affiliation":[{"name":"University of Potsdam & IHP Microelectronics, Potsdam, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Davide","family":"Bertozzi","sequence":"additional","affiliation":[{"name":"University of Ferrara, Ferrara, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,5,30]]},"reference":[{"volume-title":"Avoiding Message-Dependent Deadlock in Network-based Systems-on-Chip. VLSI Design","year":"2007","key":"e_1_3_2_1_1_1","unstructured":"A.Hansson, K.Goossens, and A.Radulescu. 2007. Avoiding Message-Dependent Deadlock in Network-based Systems-on-Chip. VLSI Design (2007)."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2017.2655420"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2567940"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2010.2044231"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","unstructured":"D. Dang B. Patra and R. Mahapatra. 2015. A Multilayered Design Approach for Efficient Hybrid 3D Photonics Network-on-Chip Proceedings of the 25th Edition on Great Lakes Symposium on VLSI. 121--126. 10.1145\/2742060.2742083","DOI":"10.1145\/2742060.2742083"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062237"},{"key":"e_1_3_2_1_7_1","volume-title":"ECOC 2016; 42nd European Conference on Optical Communication. 1--3.","author":"Petousi D.","year":"2016","unstructured":"D. Petousi et al.. 2016. High-Speed Monolithically Integrated Silicon Photonic Transmitters in 0.25 um BiCMOS Platforms. In ECOC 2016; 42nd European Conference on Optical Communication. 1--3."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3130218.3130226"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2051475"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC.2015.33"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/2616606.2617051"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2093145.2093150"},{"key":"e_1_3_2_1_13_1","volume-title":"Differential Bipolar Designs Using Virtual Fat-Wire Boundary Pins. In 2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits Systems (DDECS). 122--126","author":"Schrape O.","year":"2017","unstructured":"O. Schrape et al.. 2017 c. Routing Approach for Digital, Differential Bipolar Designs Using Virtual Fat-Wire Boundary Pins. In 2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits Systems (DDECS). 122--126."},{"key":"e_1_3_2_1_14_1","unstructured":"P.Kogge et al.. 2008. ExaScale Computing Study: Technology Challenges in Achieving Exascale Systems. (2008)."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"P. Ostrovsky et al.. 2017 d. A Single Chip 16 GS\/s Arbitrary Waveform Generator in 0.13 um BiCMOS Technology 2017 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC). 1--4.","DOI":"10.1109\/NORCHIP.2017.8124990"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.183"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","unstructured":"W. Zhang et al.. 2010 b. A Hierarchical Hybrid Optical-Electronic Network-on-Chip 2010 IEEE Computer Society Annual Symposium on VLSI. 327--332. 10.1109\/ISVLSI.2010.17","DOI":"10.1109\/ISVLSI.2010.17"},{"key":"e_1_3_2_1_18_1","volume-title":"Electronics Integration on CMOS. In 2011 Proceedings of the ESSCIRC (ESSCIRC). 13--18","author":"Fulbert L.","year":"2011","unstructured":"L. Fulbert and J. M. Fedeli . 2011. Electronics Integration on CMOS. In 2011 Proceedings of the ESSCIRC (ESSCIRC). 13--18."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2581486"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/2840819.2840855"},{"key":"e_1_3_2_1_21_1","first-page":"15","article-title":"Photonic Integrated Circuits Using Generic Technologies","volume":"30","author":"Munoz P.","year":"2016","unstructured":"P. Munoz. 2016. Photonic Integrated Circuits Using Generic Technologies. IEEE Photonics Society News Vol. 30, 15.","journal-title":"IEEE Photonics Society News"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.3330"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"crossref","unstructured":"L. Ramini M. Tala and D. Bertozzi. 2014. Exploring Communication Protocols for Optical Networks-on-Chip based on Ring Topologies Asia Communications and Photonics Conference 2014. ATh3A.165.","DOI":"10.1364\/ACPC.2014.ATh3A.165"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.78"},{"volume-title":"2017 IEEE International Symposium on High Performance Computer Architecture (HPCA). 265--276","author":"Werner S.","key":"e_1_3_2_1_25_1","unstructured":"S. Werner, J. Navaridas, and M. Luj\u00e1n. 2017. Designing Low-Power, Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links. In 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA). 265--276."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","unstructured":"S. Werner J. Navaridas and M. Luj\u00e1n. 2018. A Survey on Optical Network-on-Chip Architectures. Comput. Surveys Vol. 50 6 (2018). 10.1145\/3131346","DOI":"10.1145\/3131346"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"crossref","unstructured":"Kevin A. Williams. 2017. Prospects for Electronic-Photonic Integration. In Advanced Photonics 2017 (IPR NOMA Sensors Networks SPPCom PS). IW3A.1.","DOI":"10.1364\/IPRSN.2017.IW3A.1"}],"event":{"name":"GLSVLSI '18: Great Lakes Symposium on VLSI 2018","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Chicago IL USA","acronym":"GLSVLSI '18"},"container-title":["Proceedings of the 2018 Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3194554.3194593","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3194554.3194593","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,5]],"date-time":"2025-07-05T01:09:38Z","timestamp":1751677778000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3194554.3194593"}},"subtitle":["a Realistic Preliminary Assessment"],"short-title":[],"issued":{"date-parts":[[2018,5,30]]},"references-count":27,"alternative-id":["10.1145\/3194554.3194593","10.1145\/3194554"],"URL":"https:\/\/doi.org\/10.1145\/3194554.3194593","relation":{},"subject":[],"published":{"date-parts":[[2018,5,30]]},"assertion":[{"value":"2018-05-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}