{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:32:32Z","timestamp":1750221152348,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,5,30]],"date-time":"2018-05-30T00:00:00Z","timestamp":1527638400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,5,30]]},"DOI":"10.1145\/3194554.3194607","type":"proceedings-article","created":{"date-parts":[[2018,6,7]],"date-time":"2018-06-07T13:57:46Z","timestamp":1528379866000},"page":"311-316","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Wavelength-Routed Optical Networks-on-Chip"],"prefix":"10.1145","author":[{"given":"Davide","family":"Bertozzi","sequence":"first","affiliation":[{"name":"University of Ferrara, Ferrara, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marco","family":"Gavanelli","sequence":"additional","affiliation":[{"name":"University of Ferrara, Ferrara, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maddalena","family":"Nonato","sequence":"additional","affiliation":[{"name":"University of Ferrara, Ferrara, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,5,30]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2193932"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830716"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISoC.2011.6081645"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/1266366.1266600"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555809"},{"key":"e_1_3_2_1_6_1","unstructured":"European Photonics Industry Consortium. 2015. List of companies in Photonic Integrated Circuits: Company per Value Chain - Company Description. In http:\/\/www.epic-assoc.com\/technology\/photonic-integrated-circuits\/."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","unstructured":"A. Peano et al. 2016. Design technology for fault-free and maximally-parallel wavelength-routed optical networks-on-chip. In 2016 ICCAD. 1--8. 10.1145\/2966986.2967023","DOI":"10.1145\/2966986.2967023"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.35"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1017\/S1471068417000424"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2602155"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989111"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.28"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854332"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1961.5219222"},{"key":"e_1_3_2_1_15_1","volume-title":"Recent progress in lasers on silicon. 4 (07","author":"Liang Di","year":"2010","unstructured":"Di Liang and John Bowers. 2010. Recent progress in lasers on silicon. 4 (07 2010), 511--517."},{"key":"e_1_3_2_1_16_1","first-page":"2552","article-title":"Crosstalk Noise in WDM-Based Optical Networks-on-Chip: A Formal Study and Comparison","volume":"23","author":"Nikdast M.","year":"2015","unstructured":"M. Nikdast, J. Xu, L. H. K. Duong, X. Wu, X. Wang, Z. Wang, Z. Wang, P. Yang, Y. Ye, and Q. Hao. 2015. Crosstalk Noise in WDM-Based Optical Networks-on-Chip: A Formal Study and Comparison. IEEE TVLSI 23, 11 (2015), 2552--2565.","journal-title":"IEEE TVLSI"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.endm.2018.02.003"},{"key":"e_1_3_2_1_18_1","first-page":"2081","article-title":"Contrasting Laser Power Requirements of Wavelength-Routed Optical NoC Topologies Subject to the Floor-planning, Placement, and Routing Constraints of a 3-D-Stacked System","volume":"25","author":"Ortin-Obon M.","year":"2017","unstructured":"M. Ortin-Obon, M. Tala, L. Ramini, V. Vials-Yufera, and D. Bertozzi. 2017. Contrasting Laser Power Requirements of Wavelength-Routed Optical NoC Topologies Subject to the Floor-planning, Placement, and Routing Constraints of a 3-D-Stacked System. IEEE TVLSI 25, 7 (2017), 2081--2094.","journal-title":"IEEE TVLSI"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555808"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","unstructured":"L. Ramini D. Bertozzi and L. P. Carloni. 2012. Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints. In 2012 IEEE\/ACM NOCS. 185--192. 10.1109\/NOCS.2012.29","DOI":"10.1109\/NOCS.2012.29"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","unstructured":"L. Ramini P. Grani S. Bartolini and D. Bertozzi. 2013. Contrasting wavelength-routed optical NoC topologies for power-efficient 3d-stacked multicore processors using physical-layer analysis. In 2013 DATE. 1589--1594.","DOI":"10.5555\/2485288.2485666"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.925783"},{"volume-title":"2009 Conference on Lasers and Electro- Optics and 2009 Conference on Quantum electronics and Laser Science Conference . 1--2.","author":"Stojanovic V.","key":"e_1_3_2_1_23_1","unstructured":"V. Stojanovic, A. Joshi, C. Batten, Y. j. Kwon, and K. Asanovic. 2009. Manycore processor networks with monolithic integrated CMOS photonics. In 2009 Conference on Lasers and Electro- Optics and 2009 Conference on Quantum electronics and Laser Science Conference . 1--2."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"crossref","unstructured":"M. Tala M. Castellari M. Balboni and D. Bertozzi. 2016. Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive. In 2016 IEEE\/ACM NOCS. 1--8.","DOI":"10.1109\/NOCS.2016.7579331"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872334.2872356"}],"event":{"name":"GLSVLSI '18: Great Lakes Symposium on VLSI 2018","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Chicago IL USA","acronym":"GLSVLSI '18"},"container-title":["Proceedings of the 2018 Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3194554.3194607","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3194554.3194607","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:26Z","timestamp":1750208906000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3194554.3194607"}},"subtitle":["Design Methods and Tools to Bridge the Gap Between Logic Topologies and Physical Ones in 3D Architectures"],"short-title":[],"issued":{"date-parts":[[2018,5,30]]},"references-count":25,"alternative-id":["10.1145\/3194554.3194607","10.1145\/3194554"],"URL":"https:\/\/doi.org\/10.1145\/3194554.3194607","relation":{},"subject":[],"published":{"date-parts":[[2018,5,30]]},"assertion":[{"value":"2018-05-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}