{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:32:16Z","timestamp":1781886736664,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,5,30]],"date-time":"2018-05-30T00:00:00Z","timestamp":1527638400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100006602","name":"Air Force Research Laboratory","doi-asserted-by":"publisher","award":["FA8750-16-1-0065"],"award-info":[{"award-number":["FA8750-16-1-0065"]}],"id":[{"id":"10.13039\/100006602","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100011030","name":"U.S. Department of Energy","doi-asserted-by":"publisher","award":["DE-AC05-00OR22725"],"award-info":[{"award-number":["DE-AC05-00OR22725"]}],"id":[{"id":"10.13039\/100011030","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,5,30]]},"DOI":"10.1145\/3194554.3194611","type":"proceedings-article","created":{"date-parts":[[2018,6,7]],"date-time":"2018-06-07T13:57:46Z","timestamp":1528379866000},"page":"379-383","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["Energy and Area Efficiency in Neuromorphic Computing for Resource Constrained Devices"],"prefix":"10.1145","author":[{"given":"Gangotree","family":"Chakma","sequence":"first","affiliation":[{"name":"University of Tennessee, Knoxville, TN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nicholas D.","family":"Skuda","sequence":"additional","affiliation":[{"name":"University of Tennessee, Knoxville, TN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Catherine D.","family":"Schuman","sequence":"additional","affiliation":[{"name":"Oak Ridge National Laboratory, Oak Ridge, TN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"James S.","family":"Plank","sequence":"additional","affiliation":[{"name":"University of Tennessee, Knoxville, TN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mark E.","family":"Dean","sequence":"additional","affiliation":[{"name":"University of Tennessee, Knoxville, TN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Garrett S.","family":"Rose","sequence":"additional","affiliation":[{"name":"University of Tennessee, Knoxville, TN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2018,5,30]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"{n. d.}","author":"Amer Sherif","unstructured":"Sherif Amer, Sagarvarma Sayyaparaju, Garrett S. Rose, Karsten Beckmann, and Nathaniel C. Cady. {n. d.}. A Practical Hafnium-Oxide Memristor Model Suitable for Circuit Design and Simulation Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS)."},{"key":"e_1_3_2_1_2_1","volume-title":"Joseph Van Nostrand, and Nathaniel C Cady","author":"Beckmann Karsten","year":"2016","unstructured":"Karsten Beckmann, Josh Holt, Harika Manem, Joseph Van Nostrand, and Nathaniel C Cady. 2016. Nanoscale Hafnium Oxide RRAM Devices Exhibit Pulse Dependent Behavior and Multi-level Resistance Capability. MRS Advances (2016), 1--6."},{"key":"e_1_3_2_1_3_1","volume-title":"Van Nostrand","author":"Cady Nathaniel","year":"2018","unstructured":"Nathaniel Cady, Karsten Beckmann, Wilkie Olin-Ammentorp, Gangotree Chakma, Sherif Amer, Ryan Weiss, Sagarvarma Sayyaparaju, Md. Musabbir Adnan, John Murray, Mark Dean, James Plank, Garrett S. Rose, and Joseph E. Van Nostrand. 2018. Full CMOS-Memristor Implementation of a Dynamic Neuromorphic Architecture Proceedings of the Government Microcircuit Applications and Critical Technology Conference (GOMACTech)."},{"key":"e_1_3_2_1_4_1","volume-title":"Ryan Weiss, Catherine D. Schuman, and Garrett S. Rose. 2017 a. Memristive Mixed-Signal Neuromorphic Systems: Energy-Efficient Learning at the Circuit-Level","author":"Chakma Gangotree","year":"2017","unstructured":"Gangotree Chakma, Md. Musabbir Adnan, Austin R. Wyer, Ryan Weiss, Catherine D. Schuman, and Garrett S. Rose. 2017 a. Memristive Mixed-Signal Neuromorphic Systems: Energy-Efficient Learning at the Circuit-Level. IEEE Journal on Emerging and Selected Topics in Circuits and Systems (JETCAS) Vol. PP, 99 (2017)."},{"key":"e_1_3_2_1_5_1","volume-title":"2017 b. A Mixed-Signal Approach to Memristive Neuromorphic System Design 60th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)","author":"Chakma G.","unstructured":"G. Chakma, S. Sayyaparaju, R. Weiss, and G. S. Rose. 2017 b. A Mixed-Signal Approach to Memristive Neuromorphic System Design 60th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS). Boston, MA."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2013.2296777"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/24\/38\/384010"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2034670"},{"key":"e_1_3_2_1_11_1","volume-title":"2015 International Joint Conference on. IEEE, 1--7.","author":"Leroux Sam","year":"2015","unstructured":"Sam Leroux, Steven Bohez, Tim Verbelen, Bert Vankeirsbilck, Pieter Simoens, and Bart Dhoedt. 2015. Resource-constrained classification using a cascade of neural network layers Neural Networks (IJCNN), 2015 International Joint Conference on. IEEE, 1--7."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MNET.2018.1700202"}],"event":{"name":"GLSVLSI '18: Great Lakes Symposium on VLSI 2018","location":"Chicago IL USA","acronym":"GLSVLSI '18","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"]},"container-title":["Proceedings of the 2018 Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3194554.3194611","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3194554.3194611","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3194554.3194611","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:26Z","timestamp":1750208906000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3194554.3194611"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5,30]]},"references-count":12,"alternative-id":["10.1145\/3194554.3194611","10.1145\/3194554"],"URL":"https:\/\/doi.org\/10.1145\/3194554.3194611","relation":{},"subject":[],"published":{"date-parts":[[2018,5,30]]},"assertion":[{"value":"2018-05-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}