{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:32:32Z","timestamp":1750221152576,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,5,30]],"date-time":"2018-05-30T00:00:00Z","timestamp":1527638400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Indian Institute of Technology Delhi, FIRP, IRD"},{"DOI":"10.13039\/501100001843","name":"Science and Engineering Research Board","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001843","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Department of Science and Technology, Government of India"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,5,30]]},"DOI":"10.1145\/3194554.3194614","type":"proceedings-article","created":{"date-parts":[[2018,6,7]],"date-time":"2018-06-07T13:57:46Z","timestamp":1528379866000},"page":"391-396","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Design Exploration of IoT centric Neural Inference Accelerators"],"prefix":"10.1145","author":[{"given":"Vivek","family":"Parmar","sequence":"first","affiliation":[{"name":"Indian Institute of Technology Delhi, New Delhi, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manan","family":"Suri","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Delhi, New Delhi, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,5,30]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"D.J. Newman A. Asuncion. 2007. UCI Machine Learning Repository. (2007). http:\/\/www.ics.uci.edu\/$sim$mlearn\/MLRepository.html tempurl"},{"key":"e_1_3_2_1_2_1","volume-title":"Learning activation functions to improve deep neural networks. arXiv preprint arXiv:1412.6830","author":"Agostinelli Forest","year":"2014","unstructured":"Forest Agostinelli, Matthew Hoffman, Peter Sadowski, and Pierre Baldi. 2014. Learning activation functions to improve deep neural networks. arXiv preprint arXiv:1412.6830 (2014)."},{"key":"e_1_3_2_1_3_1","unstructured":"Davide Anguita Alessandro Ghio Luca Oneto Xavier Parra and Jorge Luis Reyes-Ortiz. 2013. A Public Domain Dataset for Human Activity Recognition using Smartphones. ESANN."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2313565"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2012.6402898"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"e_1_3_2_1_7_1","volume-title":"Andreas Wild, and Hong Wang.","author":"Davies Mike","year":"2018","unstructured":"Mike Davies, Narayan Srinivasa, Tsung-Han Lin, Gautham Chinya, Prasad Joshi, Andrew Lines, Andreas Wild, and Hong Wang. 2018. Loihi: A Neuromorphic Manycore Processor with On-Chip Learning. IEEE Micro (2018)."},{"volume-title":"Emerging Memory Technologies","author":"Dong Xiangyu","key":"e_1_3_2_1_8_1","unstructured":"Xiangyu Dong, Cong Xu, Norm Jouppi, and Yuan Xie. 2014. NVSim: A circuit-level performance, energy, and area model for emerging non-volatile memory. In Emerging Memory Technologies. Springer, 15--50."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1207\/s15516709cog1402_1"},{"key":"e_1_3_2_1_10_1","volume-title":"From model to FPGA: Software-hardware co-design for efficient neural network acceleration Hot Chips 28 Symposium (HCS)","author":"Guo Kaiyuan","year":"2016","unstructured":"Kaiyuan Guo, Lingzhi Sui, Jiantao Qiu, Song Yao, Song Han, Yu Wang, and Huazhong Yang. 2016. From model to FPGA: Software-hardware co-design for efficient neural network acceleration Hot Chips 28 Symposium (HCS), 2016 IEEE. IEEE, 1--27."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/3045118.3045303"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.30"},{"key":"e_1_3_2_1_13_1","volume-title":"Deep compression: Compressing deep neural networks with pruning, trained quantization and huffman coding. arXiv preprint arXiv:1510.00149","author":"Han Song","year":"2015","unstructured":"Song Han, Huizi Mao, and William J Dally. 2015. Deep compression: Compressing deep neural networks with pruning, trained quantization and huffman coding. arXiv preprint arXiv:1510.00149 (2015)."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1016\/0893-6080(89)90020-8"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2005.12.126"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"e_1_3_2_1_17_1","volume-title":"IJCNN 2008.(IEEE World Congress on Computational Intelligence). IEEE International Joint Conference on. Ieee, 2849--2856","author":"Khan Muhammad Mukaram","year":"2008","unstructured":"Muhammad Mukaram Khan, David R Lester, Luis A Plana, A Rast, Xin Jin, Eustace Painkras, and Stephen B Furber. 2008. SpiNNaker: mapping neural networks onto a massively-parallel chip multiprocessor Neural Networks, 2008. IJCNN 2008.(IEEE World Congress on Computational Intelligence). IEEE International Joint Conference on. Ieee, 2849--2856."},{"key":"e_1_3_2_1_18_1","volume-title":"et almbox","author":"Kim S","year":"2015","unstructured":"S Kim, M Ishii, S Lewis, T Perri, M BrightSky, W Kim, R Jordan, GW Burr, N Sosa, A Ray, et almbox.. 2015. NVM neuromorphic core with 64k-cell (256-by-256) phase change memory synaptic array with on-chip neuron circuits for continuous in-situ learning Electron Devices Meeting (IEDM), 2015 IEEE International. IEEE, 17--1."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","unstructured":"Alex Krizhevsky Ilya Sutskever and Geoffrey E Hinton. 2012. Imagenet classification with deep convolutional neural networks Advances in neural information processing systems. 1097--1105.","DOI":"10.5555\/2999134.2999257"}],"event":{"name":"GLSVLSI '18: Great Lakes Symposium on VLSI 2018","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Chicago IL USA","acronym":"GLSVLSI '18"},"container-title":["Proceedings of the 2018 Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3194554.3194614","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3194554.3194614","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:26Z","timestamp":1750208906000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3194554.3194614"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5,30]]},"references-count":19,"alternative-id":["10.1145\/3194554.3194614","10.1145\/3194554"],"URL":"https:\/\/doi.org\/10.1145\/3194554.3194614","relation":{},"subject":[],"published":{"date-parts":[[2018,5,30]]},"assertion":[{"value":"2018-05-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}