{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:32:32Z","timestamp":1750221152320,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,5,30]],"date-time":"2018-05-30T00:00:00Z","timestamp":1527638400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"MediaTek Inc"},{"name":"Ministry of Science and Technology of Taiwan","award":["MOST 106-2221-E-007-111-MY3, MOST 106-2221-E-155-056, MOST 103- 2221-E-007-125-MY3."],"award-info":[{"award-number":["MOST 106-2221-E-007-111-MY3, MOST 106-2221-E-155-056, MOST 103- 2221-E-007-125-MY3."]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,5,30]]},"DOI":"10.1145\/3194554.3194635","type":"proceedings-article","created":{"date-parts":[[2018,6,7]],"date-time":"2018-06-07T13:57:46Z","timestamp":1528379866000},"page":"447-450","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["A Hybrid Approach to Equivalent Fault Identification for Verification Environment Qualification"],"prefix":"10.1145","author":[{"given":"Chia-Cheng","family":"Wu","sequence":"first","affiliation":[{"name":"National Tsing Hua University, Hsinchu, Taiwan Roc"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tung-Yuan","family":"Lee","sequence":"additional","affiliation":[{"name":"National Tsing Hua University, Hsinchu, Taiwan Roc"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yung-An","family":"Lai","sequence":"additional","affiliation":[{"name":"National Tsing Hua University, Hsinchu, Taiwan Roc"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hsin-Pei","family":"Wang","sequence":"additional","affiliation":[{"name":"National Tsing Hua University, Hsinchu, Taiwan Roc"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"De-Xuan","family":"Ji","sequence":"additional","affiliation":[{"name":"National Tsing Hua University, Hsinchu, Taiwan Roc"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yan-Ping","family":"Chang","sequence":"additional","affiliation":[{"name":"National Tsing Hua University, Hsinchu, Taiwan Roc"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Teng-Chia","family":"Wang","sequence":"additional","affiliation":[{"name":"National Tsing Hua University, Hsinchu, Taiwan Roc"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chin-Heng","family":"Liu","sequence":"additional","affiliation":[{"name":"National Tsing Hua University, Hsinchu, Taiwan Roc"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chun-Yao","family":"Wang","sequence":"additional","affiliation":[{"name":"National Tsing Hua University, Hsinchu, Taiwan Roc"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yung-Chih","family":"Chen","sequence":"additional","affiliation":[{"name":"Yuan Ze University, Taoyuan, Taiwan Roc"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,5,30]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","unstructured":"A. Benso et al. 2007. A functional verification based fault injection environment Proc. Defect and Fault-Tolerance in VLSI Systems.","DOI":"10.5555\/1302493.1302730"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","unstructured":"A. Fin et al. 2000. A VHDL error simulator for functional test generation Proc. Design Automation and Test in Europe. 10.1145\/343647.343807","DOI":"10.1145\/343647.343807"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","unstructured":"A. Veneris et al. 2002. Design rewiring using ATPG. In IEEE Trans. CAD. 10.1109\/TCAD.2002.804388","DOI":"10.1109\/TCAD.2002.804388"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/648020.745629"},{"key":"e_1_3_2_1_5_1","volume-title":"Conference on CAD.","author":"Andrade F. V.","year":"2008","unstructured":"F. V. Andrade et al. 2008. Improving SAT-based combinational equivalence checking through circuit preprocessing Proc. of Int. Conference on CAD."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","unstructured":"H. Y. Lin et al. 2012. A probabilistic analysis method for functional qualification under mutation analysis Proc. Design Automation and Test in Europe.","DOI":"10.5555\/2492708.2492744"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.238482"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","unstructured":"J. C. Miller et al. 1963. Systematic mistake analysis of digital computer programs Commun. ACM. 10.1145\/366246.366248","DOI":"10.1145\/366246.366248"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-38789-0_11"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","unstructured":"L. Pintard et al. 2014. From safety analyses to experi-mental validation of automotive embedded systems Proc. of Pacific Rim International Symposium on Dependable Computing. 10.1109\/PRDC.2014.23","DOI":"10.1109\/PRDC.2014.23"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"L. Pintard et al. 2015. Using fault injection to verify an AUTOSAR application according to the ISO 26262 Society of Automotive Engineers Technical Paper.","DOI":"10.4271\/2015-01-0272"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/1308173.1308284"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","unstructured":"S. Tasiran et al. 2001. Coverage metrics for functional validation of hardware designs IEEE Design and Test of Computers. 10.1109\/54.936247","DOI":"10.1109\/54.936247"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","unstructured":"W. Kunz et al. 1994. Recursive learning: A new implication technique for efficient solutions to CAD problems-test verification and optimization. In IEEE Trans. CAD. 10.1109\/43.310903","DOI":"10.1109\/43.310903"},{"key":"e_1_3_2_1_15_1","unstructured":"W. Kunz et al. 2005. Hardware design verification: Simulation and formal method-based approaches Prentice Hall."},{"key":"e_1_3_2_1_16_1","unstructured":"International Organization for Standardization. {n. d.}. https:\/\/www.iso.org\/."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.1977.231145"},{"key":"e_1_3_2_1_18_1","unstructured":"ICCAD. {n. d.}. http:\/\/cad-contest-2016.el.cycu.edu.tw\/CAD-contest-at-ICCAD2016\/."},{"key":"e_1_3_2_1_19_1","unstructured":"Synopsys. {n. d.}. https:\/\/www.synopsys.com\/."}],"event":{"name":"GLSVLSI '18: Great Lakes Symposium on VLSI 2018","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Chicago IL USA","acronym":"GLSVLSI '18"},"container-title":["Proceedings of the 2018 Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3194554.3194635","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3194554.3194635","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:26Z","timestamp":1750208906000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3194554.3194635"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5,30]]},"references-count":19,"alternative-id":["10.1145\/3194554.3194635","10.1145\/3194554"],"URL":"https:\/\/doi.org\/10.1145\/3194554.3194635","relation":{},"subject":[],"published":{"date-parts":[[2018,5,30]]},"assertion":[{"value":"2018-05-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}