{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:36:11Z","timestamp":1750221371973,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,6,24]],"date-time":"2018-06-24T00:00:00Z","timestamp":1529798400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,6,24]]},"DOI":"10.1145\/3195970.3195982","type":"proceedings-article","created":{"date-parts":[[2018,6,19]],"date-time":"2018-06-19T13:54:59Z","timestamp":1529416499000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Achieving defect-free multilevel 3D flash memories with one-shot program design"],"prefix":"10.1145","author":[{"given":"Chien-Chung","family":"Ho","sequence":"first","affiliation":[{"name":"National Chung Cheng University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yung-Chun","family":"Li","sequence":"additional","affiliation":[{"name":"Macronix International Co., Ltd"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan-Hao","family":"Chang","sequence":"additional","affiliation":[{"name":"Institute of Information Science, Academia Sinica"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu-Ming","family":"Chang","sequence":"additional","affiliation":[{"name":"Macronix International Co., Ltd."}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,6,24]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"404","article-title":"Flash File System","volume":"5","author":"Ban Amir","year":"1995","unstructured":"Amir Ban . 1995 . Flash File System . US Patent 5 , 404 ,485. In M-Systems. Amir Ban. 1995. Flash File System. US Patent 5,404,485. In M-Systems.","journal-title":"US Patent"},{"key":"e_1_3_2_1_2_1","first-page":"732","article-title":"Wear Leveling of Static Areas in Flash Memory","volume":"6","author":"Ban A.","year":"2004","unstructured":"A. Ban . 2004 . Wear Leveling of Static Areas in Flash Memory . US Patent 6 , 732 ,221. M-systems (2004). A. Ban. 2004. Wear Leveling of Static Areas in Flash Memory. US Patent 6,732,221. M-systems (2004).","journal-title":"US Patent"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.134"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2512467"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744790"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1089733.1089735"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508271"},{"volume-title":"2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers. 222--223","author":"Ho K. C.","key":"e_1_3_2_1_8_1","unstructured":"K. C. Ho , P. C. Fang , H. P. Li , C. Y. M. Wang , and H. C. Chang . 2013. A 45nm 6b\/cell charge-trapping flash memory using LDPC-based ECC and drift-immune soft-sensing engine . In 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers. 222--223 . K. C. Ho, P. C. Fang, H. P. Li, C. Y. M. Wang, and H. C. Chang. 2013. A 45nm 6b\/cell charge-trapping flash memory using LDPC-based ECC and drift-immune soft-sensing engine. In 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers. 222--223."},{"volume-title":"2015 Symposium on VLSI Technology (VLSI Technology). T180--T181","author":"Hsieh C. C.","key":"e_1_3_2_1_9_1","unstructured":"C. C. Hsieh , H. T. Lue , Y. C. Li , T. W. Chen , H. P. Li , and C. Y. Lu . 2015. A novel dichotomic programming algorithm applied to 3D NAND flash . In 2015 Symposium on VLSI Technology (VLSI Technology). T180--T181 . C. C. Hsieh, H. T. Lue, Y. C. Li, T. W. Chen, H. P. Li, and C. Y. Lu. 2015. A novel dichotomic programming algorithm applied to 3D NAND flash. In 2015 Symposium on VLSI Technology (VLSI Technology). T180--T181."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.197"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2010.5496985"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2002.1010143"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2009.5278005"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024730"},{"volume-title":"2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers. 226--227","author":"Tanakamaru S.","key":"e_1_3_2_1_15_1","unstructured":"S. Tanakamaru , M. Doi , and K. Takeuchi . 2013. Unified solid-state-storage architecture with NAND flash memory and ReRAM that tolerates 32 higher BER for big-data applications . In 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers. 226--227 . S. Tanakamaru, M. Doi, and K. Takeuchi. 2013. Unified solid-state-storage architecture with NAND flash memory and ReRAM that tolerates 32 higher BER for big-data applications. In 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers. 226--227."},{"volume-title":"2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers. 1--3.","author":"Tokutomi T.","key":"e_1_3_2_1_16_1","unstructured":"T. Tokutomi , M. Doi , S. Hachiya , A. Kobayashi , S. Tanakamaru , and K. Takeuchi . 2015. 7.7 Enterprise-grade 6x fast read and 5x highly reliable SSD with TLC NAND-flash memory for big-data storage . In 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers. 1--3. T. Tokutomi, M. Doi, S. Hachiya, A. Kobayashi, S. Tanakamaru, and K. Takeuchi. 2015. 7.7 Enterprise-grade 6x fast read and 5x highly reliable SSD with TLC NAND-flash memory for big-data storage. In 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers. 1--3."}],"event":{"name":"DAC '18: The 55th Annual Design Automation Conference 2018","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE Council on Electronic Design Automation (CEDA)","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"San Francisco California","acronym":"DAC '18"},"container-title":["Proceedings of the 55th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3195970.3195982","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3195970.3195982","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:26:35Z","timestamp":1750213595000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3195970.3195982"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6,24]]},"references-count":16,"alternative-id":["10.1145\/3195970.3195982","10.1145\/3195970"],"URL":"https:\/\/doi.org\/10.1145\/3195970.3195982","relation":{},"subject":[],"published":{"date-parts":[[2018,6,24]]},"assertion":[{"value":"2018-06-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}