{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T04:36:53Z","timestamp":1772080613294,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,6,24]],"date-time":"2018-06-24T00:00:00Z","timestamp":1529798400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,6,24]]},"DOI":"10.1145\/3195970.3195996","type":"proceedings-article","created":{"date-parts":[[2018,6,19]],"date-time":"2018-06-19T13:54:59Z","timestamp":1529416499000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":23,"title":["Area-optimized low-latency approximate multipliers for FPGA-based hardware accelerators"],"prefix":"10.1145","author":[{"given":"Salim","family":"Ullah","sequence":"first","affiliation":[{"name":"Technische Universit\u00e4t Dresden, Germany"}]},{"given":"Semeen","family":"Rehman","sequence":"additional","affiliation":[{"name":"Vienna University of Technology, Austria"}]},{"given":"Bharath Srinivas","family":"Prabakaran","sequence":"additional","affiliation":[{"name":"Vienna University of Technology, Austria"}]},{"given":"Florian","family":"Kriebel","sequence":"additional","affiliation":[{"name":"Vienna University of Technology, Austria"}]},{"given":"Muhammad Abdullah","family":"Hanif","sequence":"additional","affiliation":[{"name":"Vienna University of Technology, Austria"}]},{"given":"Muhammad","family":"Shafique","sequence":"additional","affiliation":[{"name":"Vienna University of Technology, Austria"}]},{"given":"Akash","family":"Kumar","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Dresden, Germany"}]}],"member":"320","published-online":{"date-parts":[[2018,6,24]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"K. Bhardwaj etal 2014. Power-and area-efficient Approximate Wallace Tree Multiplier for error-resilient systems. In ISQED. IEEE.  K. Bhardwaj et al. 2014. Power-and area-efficient Approximate Wallace Tree Multiplier for error-resilient systems. In ISQED . IEEE.","DOI":"10.1109\/ISQED.2014.6783335"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"N. Brunie etal 2013. Arithmetic core generation using bit heaps. In FPL.  N. Brunie et al. 2013. Arithmetic core generation using bit heaps. In FPL .","DOI":"10.1109\/FPL.2013.6645544"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488873"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403679"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744778"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.51"},{"key":"e_1_3_2_1_7_1","unstructured":"S. Hashemi etal {n. d.}. Drum: A dynamic range unbiased multiplier for approximate applications. In ICCAD.   S. Hashemi et al. {n. d.}. Drum: A dynamic range unbiased multiplier for approximate applications. In ICCAD ."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217962"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"V. Gupta etal 2011. IMPACT: imprecise adders for low-power approximate computing. In ISLPED.   V. Gupta et al. 2011. IMPACT: imprecise adders for low-power approximate computing. In ISLPED .","DOI":"10.1109\/ISLPED.2011.5993675"},{"key":"e_1_3_2_1_10_1","unstructured":"Intel. 2017. Integer Arithmetic IP Cores User Guide. (2017). https:\/\/www.altera.com\/en_US\/pdfs\/literature\/ug\/ug_lpm_alt_mfug.pdf  Intel. 2017. Integer Arithmetic IP Cores User Guide. (2017). https:\/\/www.altera.com\/en_US\/pdfs\/literature\/ug\/ug_lpm_alt_mfug.pdf"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228509"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2015.17"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"e_1_3_2_1_14_1","unstructured":"Chia-Hao Lin etal 2013. High accuracy approximate multiplier with error correction. In ICCD.  Chia-Hao Lin et al. 2013. High accuracy approximate multiplier with error correction. In ICCD ."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"C. Liu etal 2014. A low-power high-performance approximate multiplier with configurable partial error recovery. In DATE.   C. Liu et al. 2014. A low-power high-performance approximate multiplier with configurable partial error recovery. In DATE .","DOI":"10.7873\/DATE2014.108"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"J. Mody etal 2015. Study of approximate compressors for multiplication using FPGA. In IC-GET.  J. Mody et al. 2015. Study of approximate compressors for multiplication using FPGA. In IC-GET .","DOI":"10.1109\/GET.2015.7453816"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"V. Mrazek etal 2017. EvoApproxSb: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods. In DATE.   V. Mrazek et al. 2017. EvoApproxSb: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods. In DATE .","DOI":"10.23919\/DATE.2017.7926993"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.48"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967005"},{"key":"e_1_3_2_1_20_1","unstructured":"Xilinx. 2011. LogiCORE IP Multiplier v11.2. (2011). https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/mult_gen_ds255.pdf  Xilinx. 2011. LogiCORE IP Multiplier v11.2. (2011). https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/mult_gen_ds255.pdf"},{"key":"e_1_3_2_1_21_1","unstructured":"Xilinx. 2016. 7 Series FPGAs Configurable Logic Block User Guide. (2016). https:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug474_7Series_CLB.pdf  Xilinx. 2016. 7 Series FPGAs Configurable Logic Block User Guide. (2016). https:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug474_7Series_CLB.pdf"}],"event":{"name":"DAC '18: The 55th Annual Design Automation Conference 2018","location":"San Francisco California","acronym":"DAC '18","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE Council on Electronic Design Automation (CEDA)","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 55th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3195970.3195996","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3195970.3195996","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:39:12Z","timestamp":1750210752000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3195970.3195996"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6,24]]},"references-count":21,"alternative-id":["10.1145\/3195970.3195996","10.1145\/3195970"],"URL":"https:\/\/doi.org\/10.1145\/3195970.3195996","relation":{},"subject":[],"published":{"date-parts":[[2018,6,24]]},"assertion":[{"value":"2018-06-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}