{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,13]],"date-time":"2026-01-13T22:04:01Z","timestamp":1768341841847,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,6,24]],"date-time":"2018-06-24T00:00:00Z","timestamp":1529798400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Intel","award":["20134321"],"award-info":[{"award-number":["20134321"]}]},{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CCF-1436827"],"award-info":[{"award-number":["CCF-1436827"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,6,24]]},"DOI":"10.1145\/3195970.3195999","type":"proceedings-article","created":{"date-parts":[[2018,6,19]],"date-time":"2018-06-19T13:54:59Z","timestamp":1529416499000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["Automated accelerator generation and optimization with composable, parallel and pipeline architecture"],"prefix":"10.1145","author":[{"given":"Jason","family":"Cong","sequence":"first","affiliation":[{"name":"University of California"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peng","family":"Wei","sequence":"additional","affiliation":[{"name":"University of California"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cody Hao","family":"Yu","sequence":"additional","affiliation":[{"name":"University of California and Falcon Computing Solutions, Inc."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peng","family":"Zhang","sequence":"additional","affiliation":[{"name":"Falcon Computing Solutions, Inc."}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,6,24]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Amazon EC2 F1 Instance. https:\/\/aws.amazon.com\/ec2\/instance-types\/f1\/  Amazon EC2 F1 Instance. https:\/\/aws.amazon.com\/ec2\/instance-types\/f1\/"},{"key":"e_1_3_2_1_2_1","unstructured":"Intel to Start Shipping Xeons With FPGAs in Early 2016. http:\/\/www.eweek.com\/servers\/intel-to-start-shipping-xeons-with-fpgas-in-early-2016  Intel to Start Shipping Xeons With FPGAs in Early 2016. http:\/\/www.eweek.com\/servers\/intel-to-start-shipping-xeons-with-fpgas-in-early-2016"},{"key":"e_1_3_2_1_3_1","unstructured":"Merlin Compiler. http:\/\/www.falcon-computing.com\/index.php\/solutions\/merlin-compiler  Merlin Compiler. http:\/\/www.falcon-computing.com\/index.php\/solutions\/merlin-compiler"},{"key":"e_1_3_2_1_4_1","unstructured":"SDAccel Development Environment. http:\/\/www.xilinx.com\/products\/design-tools\/software-zone\/sdaccel.html.  SDAccel Development Environment. http:\/\/www.xilinx.com\/products\/design-tools\/software-zone\/sdaccel.html."},{"key":"e_1_3_2_1_5_1","unstructured":"Xeon+FPGA Platform for the Data Center. https:\/\/www.ece.cmu.edu\/~calcm\/carl\/lib\/exe\/fetch.php?media=carl15-gupta.pdf  Xeon+FPGA Platform for the Data Center. https:\/\/www.ece.cmu.edu\/~calcm\/carl\/lib\/exe\/fetch.php?media=carl15-gupta.pdf"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/11783596_8"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"J. Cong etal 2016. Source-to-Source Optimization for HLS. In FPGAs for Software Programmers. Springer International Publishing.  J. Cong et al. 2016. Source-to-Source Optimization for HLS. In FPGAs for Software Programmers . Springer International Publishing.","DOI":"10.1007\/978-3-319-26408-0_8"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554771"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062208"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.20"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/2665671.2665747"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"S. B. Needleman etal 1970. A general method applicable to the search for similarities in the amino acid sequence of two proteins. JMB.  S. B. Needleman et al. 1970. A general method applicable to the search for similarities in the amino acid sequence of two proteins. JMB .","DOI":"10.1016\/0022-2836(70)90057-4"},{"key":"e_1_3_2_1_14_1","volume-title":"Sda: Software-defined accelerator for largescale dnn systems. In Hot Chips.","author":"Ouyang J.","year":"2014","unstructured":"J. Ouyang 2014 . Sda: Software-defined accelerator for largescale dnn systems. In Hot Chips. J. Ouyang et al. 2014. Sda: Software-defined accelerator for largescale dnn systems. In Hot Chips."},{"key":"e_1_3_2_1_15_1","unstructured":"L. Page etal 1999. The PageRank citation ranking: Bringing order to the web. Technical Report. Stanford InfoLab.  L. Page et al. 1999. The PageRank citation ranking: Bringing order to the web. Technical Report. Stanford InfoLab."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"N. K. Pham etal 2015. Exploiting Loop-array Dependencies to Accelerate the Design Space Exploration with High Level Synthesis. In DATE.   N. K. Pham et al. 2015. Exploiting Loop-array Dependencies to Accelerate the Design Space Exploration with High Level Synthesis. In DATE .","DOI":"10.7873\/DATE.2015.0199"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435273"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"A. Putnam etal 2014. A reconfigurable fabric for accelerating large-scale data-center services. In ISCA.   A. Putnam et al. 2014. A reconfigurable fabric for accelerating large-scale data-center services. In ISCA .","DOI":"10.1109\/ISCA.2014.6853195"},{"key":"e_1_3_2_1_19_1","volume-title":"Machsuite: Benchmarks for accelerator design and customized architectures. In IISWC.","author":"Reagen B.","year":"2014","unstructured":"B. Reagen 2014 . Machsuite: Benchmarks for accelerator design and customized architectures. In IISWC. B. Reagen et al. 2014. Machsuite: Benchmarks for accelerator design and customized architectures. In IISWC."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"Z. Wang etal 2016. A performance analysis framework for optimizing OpenCL applications on FPGAs. In HPCA.  Z. Wang et al. 2016. A performance analysis framework for optimizing OpenCL applications on FPGAs. In HPCA .","DOI":"10.1109\/HPCA.2016.7446058"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744807"},{"key":"e_1_3_2_1_22_1","volume-title":"COMBA: A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications. In ICCAD.","author":"Zhao J.","year":"2017","unstructured":"J. Zhao 2017 . COMBA: A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications. In ICCAD. J. Zhao et al. 2017. COMBA: A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications. In ICCAD."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898040"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"crossref","unstructured":"G. Zhong etal 2017. Design Space Exploration of FPGA-based Accelerators with Multi-level Parallelism. In DATE.   G. Zhong et al. 2017. Design Space Exploration of FPGA-based Accelerators with Multi-level Parallelism. In DATE .","DOI":"10.23919\/DATE.2017.7927161"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","unstructured":"H. R. Zohouri etal 2016. Evaluating and Optimizing OpenCL Kernels for High Performance Computing with FPGAs. In SC.   H. R. Zohouri et al. 2016. Evaluating and Optimizing OpenCL Kernels for High Performance Computing with FPGAs. In SC .","DOI":"10.1109\/SC.2016.34"}],"event":{"name":"DAC '18: The 55th Annual Design Automation Conference 2018","location":"San Francisco California","acronym":"DAC '18","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE Council on Electronic Design Automation (CEDA)","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 55th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3195970.3195999","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3195970.3195999","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3195970.3195999","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:39:12Z","timestamp":1750210752000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3195970.3195999"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6,24]]},"references-count":25,"alternative-id":["10.1145\/3195970.3195999","10.1145\/3195970"],"URL":"https:\/\/doi.org\/10.1145\/3195970.3195999","relation":{},"subject":[],"published":{"date-parts":[[2018,6,24]]},"assertion":[{"value":"2018-06-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}