{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:33:10Z","timestamp":1750221190672,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,6,24]],"date-time":"2018-06-24T00:00:00Z","timestamp":1529798400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["NSF CCF-1116610, NSF CCF-1618065"],"award-info":[{"award-number":["NSF CCF-1116610, NSF CCF-1618065"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,6,24]]},"DOI":"10.1145\/3195970.3196013","type":"proceedings-article","created":{"date-parts":[[2018,6,19]],"date-time":"2018-06-19T13:54:59Z","timestamp":1529416499000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Compiler-guided instruction-level clock scheduling for timing speculative processors"],"prefix":"10.1145","author":[{"given":"Yuanbo","family":"Fan","sequence":"first","affiliation":[{"name":"Northwestern University"}]},{"given":"Tianyu","family":"Jia","sequence":"additional","affiliation":[{"name":"Northwestern University"}]},{"given":"Jie","family":"Gu","sequence":"additional","affiliation":[{"name":"Northwestern University"}]},{"given":"Simone","family":"Campanoni","sequence":"additional","affiliation":[{"name":"Northwestern University"}]},{"given":"Russ","family":"Joseph","sequence":"additional","affiliation":[{"name":"Northwestern University"}]}],"member":"320","published-online":{"date-parts":[[2018,6,24]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"1","article-title":"A 16 nm All-Digital Auto-Calibrating Adaptive Clock Distribution for Supply Voltage Droop Tolerance Across a Wide Operating Range","volume":"51","author":"Bowman K. A.","year":"2016","unstructured":"K. A. Bowman , S. Raina , J. T. Bridges , D. J. Yingling , H. H. Nguyen , B. R. Appel , Y. N. Kolla , J. Jeong , F. I. Atallah , and D. W. Hansquine . 2016 . A 16 nm All-Digital Auto-Calibrating Adaptive Clock Distribution for Supply Voltage Droop Tolerance Across a Wide Operating Range . IEEE Journal of Solid-State Circuits 51 , 1 (Jan 2016), 8--17. K. A. Bowman, S. Raina, J. T. Bridges, D. J. Yingling, H. H. Nguyen, B. R. Appel, Y. N. Kolla, J. Jeong, F. I. Atallah, and D. W. Hansquine. 2016. A 16 nm All-Digital Auto-Calibrating Adaptive Clock Distribution for Supply Voltage Droop Tolerance Across a Wide Operating Range. IEEE Journal of Solid-State Circuits 51, 1 (Jan 2016), 8--17.","journal-title":"IEEE Journal of Solid-State Circuits"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1109\/ISCA.2016.64"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.5555\/2755753.2755839"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"e_1_3_2_1_5_1","volume-title":"Shidhartha Das, Sanjay Pant, Rajeev Rao, Toan Pham, Conrad Ziesler, David Blaauw, Todd Austin, Krisztian Flautner, Trevor Mudge, Beal Ave, and Ann Arbor.","author":"Ernst Dan","year":"2003","unstructured":"Dan Ernst , Nam Sung Kim , Shidhartha Das, Sanjay Pant, Rajeev Rao, Toan Pham, Conrad Ziesler, David Blaauw, Todd Austin, Krisztian Flautner, Trevor Mudge, Beal Ave, and Ann Arbor. 2003 . Razor : A Low-Power Pipeline Based on Circuit-Level Timing Speculation. December (2003). Dan Ernst, Nam Sung Kim, Shidhartha Das, Sanjay Pant, Rajeev Rao, Toan Pham, Conrad Ziesler, David Blaauw, Todd Austin, Krisztian Flautner, Trevor Mudge, Beal Ave, and Ann Arbor. 2003. Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation. December (2003)."},{"key":"e_1_3_2_1_6_1","volume-title":"Proceedings of the Summer Simulation Multi-Conference (SummerSim '17)","author":"Fan Yuanbo","year":"2017","unstructured":"Yuanbo Fan and Russ Joseph . 2017 . D2M: Data-driven Model for Fast and Accurate Timing Error Simulation in Statically Scheduled Microprocessors . In Proceedings of the Summer Simulation Multi-Conference (SummerSim '17) . Society for Computer Simulation International, San Diego, CA, USA, Article 4, 13 pages. http:\/\/dl.acm.org\/citation.cfm?id=3140065.3140069 Yuanbo Fan and Russ Joseph. 2017. D2M: Data-driven Model for Fast and Accurate Timing Error Simulation in Statically Scheduled Microprocessors. In Proceedings of the Summer Simulation Multi-Conference (SummerSim '17). Society for Computer Simulation International, San Diego, CA, USA, Article 4, 13 pages. http:\/\/dl.acm.org\/citation.cfm?id=3140065.3140069"},{"volume-title":"2012 IEEE International Solid-State Circuits Conference. 488--490","author":"Fojtik M.","unstructured":"M. Fojtik , D. Fick , Y. Kim , N. Pinckney , D. Harris , D. Blaauw , and D. Sylvester . 2012. Bubble Razor: An architecture-independent approach to timing-error detection and correction . In 2012 IEEE International Solid-State Circuits Conference. 488--490 . M. Fojtik, D. Fick, Y. Kim, N. Pinckney, D. Harris, D. Blaauw, and D. Sylvester. 2012. Bubble Razor: An architecture-independent approach to timing-error detection and correction. In 2012 IEEE International Solid-State Circuits Conference. 488--490.","key":"e_1_3_2_1_7_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.5555\/1128020.1128563"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1145\/1186736.1186737"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1145\/1950365.1950405"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1145\/2897937.2898021"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1145\/3061639.3062255"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.5555\/977395.977673"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1109\/TCAD.2012.2235126"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.1145\/885651.781076"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.1145\/2228360.2228602"},{"key":"e_1_3_2_1_17_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1145\/781131.781138"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.1145\/2155620.2155636"}],"event":{"sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE Council on Electronic Design Automation (CEDA)","SIGBED ACM Special Interest Group on Embedded Systems"],"acronym":"DAC '18","name":"DAC '18: The 55th Annual Design Automation Conference 2018","location":"San Francisco California"},"container-title":["Proceedings of the 55th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3195970.3196013","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3195970.3196013","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3195970.3196013","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:39:12Z","timestamp":1750210752000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3195970.3196013"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6,24]]},"references-count":19,"alternative-id":["10.1145\/3195970.3196013","10.1145\/3195970"],"URL":"https:\/\/doi.org\/10.1145\/3195970.3196013","relation":{},"subject":[],"published":{"date-parts":[[2018,6,24]]},"assertion":[{"value":"2018-06-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}