{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:57:13Z","timestamp":1773248233365,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,6,24]],"date-time":"2018-06-24T00:00:00Z","timestamp":1529798400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Ministry of Science and Technology of Taiwan","award":["104-2628-E-002-013-MY3, 105-2221-E-002-196-MY3, 105-2923-E-002-016-MY3"],"award-info":[{"award-number":["104-2628-E-002-013-MY3, 105-2221-E-002-196-MY3, 105-2923-E-002-016-MY3"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,6,24]]},"DOI":"10.1145\/3195970.3196017","type":"proceedings-article","created":{"date-parts":[[2018,6,19]],"date-time":"2018-06-19T13:54:59Z","timestamp":1529416499000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Cost-aware patch generation for multi-target function rectification of engineering change orders"],"prefix":"10.1145","author":[{"given":"He-Teng","family":"Zhang","sequence":"first","affiliation":[{"name":"National Taiwan University, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jie-Hong R.","family":"Jiang","sequence":"additional","affiliation":[{"name":"National Taiwan University, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,6,24]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10703-012-0152-6"},{"key":"e_1_3_2_1_2_1","unstructured":"Berkeley Logic Synthesis and Verification Group. ABC: A System for Sequential Synthesis and Verification. Available: http:\/\/www.eecs.berkeley.edu\/~alanmi\/abc\/  Berkeley Logic Synthesis and Verification Group. ABC: A System for Sequential Synthesis and Verification. Available: http:\/\/www.eecs.berkeley.edu\/~alanmi\/abc\/"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024757"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/2971808.2972050"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.2307\/2963593"},{"key":"e_1_3_2_1_6_1","first-page":"502","volume-title":"Proc. SAT","author":"E\u00e9n N.","year":"2003"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2201480"},{"key":"e_1_3_2_1_8_1","first-page":"383","volume-title":"Huang. Match and Replace: A Functional ECO Engine for Multi-error Circuit Rectification. In Proc. ICCAD","author":"Huang S.-L.","year":"2011"},{"key":"e_1_3_2_1_9_1","unstructured":"C.-J. Hsu C.-A. Wu and C.-Y. Huang \"Resource-aware patch generation \" ICCAD CAD Contest Problem A 2017. http:\/\/cad-contest-2017.el.cycu.edu.tw\/CAD-contest-at-ICCAD2017\/  C.-J. Hsu C.-A. Wu and C.-Y. Huang \"Resource-aware patch generation \" ICCAD CAD Contest Problem A 2017. http:\/\/cad-contest-2017.el.cycu.edu.tw\/CAD-contest-at-ICCAD2017\/"},{"key":"e_1_3_2_1_10_1","unstructured":"C.-J. Hsu C.-A. Wu and C.-Y. Huang Presentation of \"Resource-aware patch generation \" ICCAD CAD Contest Problem A 2017. http:\/\/cad-contest-2017.el.cycu.edu.tw\/Problem%20A_Ching-Yi.pdf  C.-J. Hsu C.-A. Wu and C.-Y. Huang Presentation of \"Resource-aware patch generation \" ICCAD CAD Contest Problem A 2017. http:\/\/cad-contest-2017.el.cycu.edu.tw\/Problem%20A_Ching-Yi.pdf"},{"key":"e_1_3_2_1_11_1","first-page":"857","volume-title":"Proc. ICCAD","author":"Huang C.-Y.","year":"2017"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.12"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687544"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687546"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217604"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45069-6_1"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2068716.2068720"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024758"},{"key":"e_1_3_2_1_20_1","first-page":"1567","volume-title":"Proc. DATE","author":"Tang K.-F.","year":"2012"},{"key":"e_1_3_2_1_21_1","first-page":"729","volume-title":"Proc. ICCAD","author":"Wu B.-H.","year":"2010"}],"event":{"name":"DAC '18: The 55th Annual Design Automation Conference 2018","location":"San Francisco California","acronym":"DAC '18","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE Council on Electronic Design Automation (CEDA)","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 55th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3195970.3196017","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3195970.3196017","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:39:12Z","timestamp":1750210752000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3195970.3196017"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6,24]]},"references-count":20,"alternative-id":["10.1145\/3195970.3196017","10.1145\/3195970"],"URL":"https:\/\/doi.org\/10.1145\/3195970.3196017","relation":{},"subject":[],"published":{"date-parts":[[2018,6,24]]},"assertion":[{"value":"2018-06-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}