{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,15]],"date-time":"2025-12-15T19:41:23Z","timestamp":1765827683185,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,6,24]],"date-time":"2018-06-24T00:00:00Z","timestamp":1529798400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Singapore National Research Foundation","award":["NRF-RSS2016-005"],"award-info":[{"award-number":["NRF-RSS2016-005"]}]},{"name":"Singapore Ministry of Education Academic Research Fund Tier 2","award":["MOE2014-T2-2-129"],"award-info":[{"award-number":["MOE2014-T2-2-129"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,6,24]]},"DOI":"10.1145\/3195970.3196027","type":"proceedings-article","created":{"date-parts":[[2018,6,19]],"date-time":"2018-06-19T13:54:59Z","timestamp":1529416499000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":16,"title":["Dnestmap"],"prefix":"10.1145","author":[{"given":"Manupa","family":"Karunaratne","sequence":"first","affiliation":[{"name":"National University of Singapore"}]},{"given":"Cheng","family":"Tan","sequence":"additional","affiliation":[{"name":"National University of Singapore"}]},{"given":"Aditi","family":"Kulkarni","sequence":"additional","affiliation":[{"name":"National University of Singapore"}]},{"given":"Tulika","family":"Mitra","sequence":"additional","affiliation":[{"name":"National University of Singapore"}]},{"given":"Li-Shiuan","family":"Peh","sequence":"additional","affiliation":[{"name":"National University of Singapore"}]}],"member":"320","published-online":{"date-parts":[[2018,6,24]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2017. ARM-Cortex M3 Technical Reference. https:\/\/goo.gl\/eyKE1u. (2017).  2017. ARM-Cortex M3 Technical Reference. https:\/\/goo.gl\/eyKE1u. (2017)."},{"key":"e_1_3_2_1_2_1","unstructured":"C. Kim etal '12. ULP-SRP: Ultra low power Samsung Reconfigurable Processor for biomedical applications. In FPT'12.  C. Kim et al. '12. ULP-SRP: Ultra low power Samsung Reconfigurable Processor for biomedical applications. In FPT'12 ."},{"key":"e_1_3_2_1_3_1","unstructured":"C. Lattner etal '04. LLVM: A compilation framework for lifelong program analysis & transformation. In CGO'04.   C. Lattner et al. '04. LLVM: A compilation framework for lifelong program analysis & transformation. In CGO'04 ."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898001"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488757"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2656075.2656085"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2655242"},{"volume-title":"17. HEAL-WEAR: An Ultra-Low Power Heterogeneous System for Bio-Signal Analysis","author":"Duch L.","key":"e_1_3_2_1_8_1","unstructured":"L. Duch ' 17. HEAL-WEAR: An Ultra-Low Power Heterogeneous System for Bio-Signal Analysis . IEEE Transactions on Circuits and Systems I: RP '17. L. Duch et al. '17. HEAL-WEAR: An Ultra-Low Power Heterogeneous System for Bio-Signal Analysis. IEEE Transactions on Circuits and Systems I: RP'17."},{"volume-title":"'15","author":"Liu L.","key":"e_1_3_2_1_9_1","unstructured":"L. Liu '15 . An energy-efficient coarse-grained reconfigurable processing unit for multiple-standard video decoding. IEEE Transactions on Multimedia'15. L. Liu et al. '15. An energy-efficient coarse-grained reconfigurable processing unit for multiple-standard video decoding. IEEE Transactions on Multimedia'15."},{"volume-title":"'09","key":"e_1_3_2_1_10_1","unstructured":"Muralimanohar '09 . CACTI 6.0: A tool to model large caches. HP Labs'09. Muralimanohar et al. '09. CACTI 6.0: A tool to model large caches. HP Labs'09."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488756"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062262"},{"volume-title":"'17","author":"Cao P.","key":"e_1_3_2_1_13_1","unstructured":"P. Cao '17 . Context Management Scheme Optimization of Coarse-Grained Reconfigurable Architecture for Multimedia Applications. IEEE Transactions on Very Large Scale Integration (VLSI) Systems'17. P. Cao et al. '17. Context Management Scheme Optimization of Coarse-Grained Reconfigurable Architecture for Multimedia Applications. IEEE Transactions on Very Large Scale Integration (VLSI) Systems'17."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1287\/moor.1030.0079"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1287\/opre.1060.0369"},{"volume-title":"'16","author":"SMAH","key":"e_1_3_2_1_16_1","unstructured":"SMAH Jafri et al . '16 . Polymorphic configuration architecture for CGRAs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems'16. SMAH Jafri et al. '16. Polymorphic configuration architecture for CGRAs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems'16."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2531678"}],"event":{"name":"DAC '18: The 55th Annual Design Automation Conference 2018","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE Council on Electronic Design Automation (CEDA)","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"San Francisco California","acronym":"DAC '18"},"container-title":["Proceedings of the 55th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3195970.3196027","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3195970.3196027","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:39:12Z","timestamp":1750210752000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3195970.3196027"}},"subtitle":["mapping deeply-nested loops on ultra-low power CGRAs"],"short-title":[],"issued":{"date-parts":[[2018,6,24]]},"references-count":17,"alternative-id":["10.1145\/3195970.3196027","10.1145\/3195970"],"URL":"https:\/\/doi.org\/10.1145\/3195970.3196027","relation":{},"subject":[],"published":{"date-parts":[[2018,6,24]]},"assertion":[{"value":"2018-06-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}