{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:33:10Z","timestamp":1750221190134,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":9,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,6,24]],"date-time":"2018-06-24T00:00:00Z","timestamp":1529798400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,6,24]]},"DOI":"10.1145\/3195970.3196049","type":"proceedings-article","created":{"date-parts":[[2018,6,19]],"date-time":"2018-06-19T13:54:59Z","timestamp":1529416499000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Exploring the programmability for deep learning processors"],"prefix":"10.1145","author":[{"given":"Chixiao","family":"Chen","sequence":"first","affiliation":[{"name":"University of Washington"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huwan","family":"Peng","sequence":"additional","affiliation":[{"name":"University of Washington"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xindi","family":"Liu","sequence":"additional","affiliation":[{"name":"University of Washington"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hongwei","family":"Ding","sequence":"additional","affiliation":[{"name":"University of Washington"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.-J. Richard","family":"Shi","sequence":"additional","affiliation":[{"name":"University of Washington"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,6,24]]},"reference":[{"issue":"1","key":"e_1_3_2_1_1_1","first-page":"127","volume":"52","author":"Chen Y. H.","year":"2017","unstructured":"Y. H. Chen , T. Krishna , J. S. Emer and V. Sze , \"Eyeriss: an energy-efficient reconfigurable accelerator for deep convolutional neural networks,\" in IEEE Journal of Solid-State Circuits , vol. 52 , no. 1 , pp. 127 -- 138 , Jan. 2017 . Y. H. Chen, T. Krishna, J. S. Emer and V. Sze, \"Eyeriss: an energy-efficient reconfigurable accelerator for deep convolutional neural networks,\" in IEEE Journal of Solid-State Circuits, vol. 52, no. 1, pp. 127--138, Jan. 2017.","journal-title":"\"Eyeriss: an energy-efficient reconfigurable accelerator for deep convolutional neural networks,\" in IEEE Journal of Solid-State Circuits"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"B. Moons R. Uytterhoeven W. Dehaene and M. Verhelst. \"Envision: a 0.26-to-10TOPS\/W subword-parallel dynamic-voltage-accuracy-frequency-scalable convolutional neural network processor in 28nm FDSOI \" in IEEE International Solid-State Circuits Conference (ISSCC) 2017.  B. Moons R. Uytterhoeven W. Dehaene and M. Verhelst. \"Envision: a 0.26-to-10TOPS\/W subword-parallel dynamic-voltage-accuracy-frequency-scalable convolutional neural network processor in 28nm FDSOI \" in IEEE International Solid-State Circuits Conference (ISSCC) 2017.","DOI":"10.1109\/ISSCC.2017.7870353"},{"key":"e_1_3_2_1_3_1","volume-title":"OCEAN: an on-chip incremental-learning enhanced processor with gated recurrent neural network accelerators,\" in Europe Solid-State Circuits Conference (ESSCIRC)","author":"Chen C.","year":"2017","unstructured":"C. Chen , \" OCEAN: an on-chip incremental-learning enhanced processor with gated recurrent neural network accelerators,\" in Europe Solid-State Circuits Conference (ESSCIRC) , 2017 . C. Chen et al., \"OCEAN: an on-chip incremental-learning enhanced processor with gated recurrent neural network accelerators,\" in Europe Solid-State Circuits Conference (ESSCIRC), 2017."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062207"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.42"},{"issue":"12","key":"e_1_3_2_1_6_1","first-page":"2295","volume":"105","author":"Sze V.","year":"2017","unstructured":"V. Sze , T.-J. Yang , Y.-H. Chen and J. Emex , \"Efficient processing of deep neural networks: a tutorial and survey,\" in Proceedings of the IEEE , vol 105 , no. 12 , pp. 2295 -- 2329 , Dec 2017 . V. Sze, T.-J. Yang, Y.-H. Chen and J. Emex, \"Efficient processing of deep neural networks: a tutorial and survey,\" in Proceedings of the IEEE, vol 105, no. 12, pp. 2295--2329, Dec 2017.","journal-title":"\"Efficient processing of deep neural networks: a tutorial and survey,\" in Proceedings of the IEEE"},{"key":"e_1_3_2_1_7_1","volume-title":"TVM: end-to-end compilation stack for deep learning,\" in SysML Conference","author":"Chen T.","year":"2018","unstructured":"T. Chen , \" TVM: end-to-end compilation stack for deep learning,\" in SysML Conference , 2018 . T. Chen et al., \"TVM: end-to-end compilation stack for deep learning,\" in SysML Conference, 2018."},{"key":"e_1_3_2_1_8_1","unstructured":"Open neural network exchange (ONNX) URL: https:\/\/onnx.al.  Open neural network exchange (ONNX) URL: https:\/\/onnx.al."},{"key":"e_1_3_2_1_9_1","unstructured":"Tensorflow\u2122 URL: https:\/\/www.tensorflow.org\/.  Tensorflow\u2122 URL: https:\/\/www.tensorflow.org\/."}],"event":{"name":"DAC '18: The 55th Annual Design Automation Conference 2018","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE Council on Electronic Design Automation (CEDA)","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"San Francisco California","acronym":"DAC '18"},"container-title":["Proceedings of the 55th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3195970.3196049","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3195970.3196049","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:39:12Z","timestamp":1750210752000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3195970.3196049"}},"subtitle":["from architecture to tensorization"],"short-title":[],"issued":{"date-parts":[[2018,6,24]]},"references-count":9,"alternative-id":["10.1145\/3195970.3196049","10.1145\/3195970"],"URL":"https:\/\/doi.org\/10.1145\/3195970.3196049","relation":{},"subject":[],"published":{"date-parts":[[2018,6,24]]},"assertion":[{"value":"2018-06-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}