{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,10]],"date-time":"2025-12-10T08:46:31Z","timestamp":1765356391177,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,6,24]],"date-time":"2018-06-24T00:00:00Z","timestamp":1529798400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,6,24]]},"DOI":"10.1145\/3195970.3196050","type":"proceedings-article","created":{"date-parts":[[2018,6,19]],"date-time":"2018-06-19T13:54:59Z","timestamp":1529416499000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["Extensive evaluation of programming models and ISAs impact on multicore soft error reliability"],"prefix":"10.1145","author":[{"given":"Felipe da","family":"Rosa","sequence":"first","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vitor","family":"Bandeira","sequence":"additional","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ricardo","family":"Reis","sequence":"additional","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luciano","family":"Ost","sequence":"additional","affiliation":[{"name":"Loughborough University, UK"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,6,24]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2438295"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125925"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/1247360.1247401"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488859"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2014.6841910"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898054"},{"key":"e_1_3_2_1_8_1","volume-title":"https:\/\/www.intel.com\/content\/www\/us\/en\/processors\/itanium\/itanium-9500-massive-parallelism-mission-critical-computing-paper.html","author":"Mission-Critical Applications Massive Parallelism","year":"2017","unstructured":"Massive Parallelism for Mission-Critical Applications . 2017. ( 2017 ). https:\/\/www.intel.com\/content\/www\/us\/en\/processors\/itanium\/itanium-9500-massive-parallelism-mission-critical-computing-paper.html Massive Parallelism for Mission-Critical Applications. 2017. (2017). https:\/\/www.intel.com\/content\/www\/us\/en\/processors\/itanium\/itanium-9500-massive-parallelism-mission-critical-computing-paper.html"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.239"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.821593"},{"key":"e_1_3_2_1_11_1","volume-title":"Proceedings of the 9th EAI International Conference on Simulation Tools and Techniques (SIMUTOOLS'16)","author":"Q. Guan","year":"2016","unstructured":"Q. Guan et. al. 2016 . Design, Use and Evaluation of P-FSEFI: A Parallel Soft Error Fault Injection Framework for Emulating Soft Errors in Parallel Applications . In Proceedings of the 9th EAI International Conference on Simulation Tools and Techniques (SIMUTOOLS'16) . ICST, Brussels, Belgium, 9--17. Q. Guan et. al. 2016. Design, Use and Evaluation of P-FSEFI: A Parallel Soft Error Fault Injection Framework for Emulating Soft Errors in Parallel Applications. In Proceedings of the 9th EAI International Conference on Simulation Tools and Techniques (SIMUTOOLS'16). ICST, Brussels, Belgium, 9--17."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/23.819103"},{"volume-title":"Architecture Design for Soft Errors","author":"Mukherjee S.","key":"e_1_3_2_1_13_1","unstructured":"S. Mukherjee . 2008. Architecture Design for Soft Errors . Morgan Kaufmann Publishers Inc ., San Francisco, CA, USA. S. Mukherjee. 2008. Architecture Design for Soft Errors. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA."},{"key":"e_1_3_2_1_14_1","first-page":"1","article-title":"Analyzing the Impact of Fault Tolerance Methods in ARM Processors under Soft Errors running Linux and Parallelization APIs","volume":"99","author":"G. Rodrigues","year":"2017","unstructured":"G. Rodrigues et. al. 2017 . Analyzing the Impact of Fault Tolerance Methods in ARM Processors under Soft Errors running Linux and Parallelization APIs . IEEE Transactions on Nuclear Science PP , 99 (2017), 1 -- 1 . G. Rodrigues et. al. 2017. Analyzing the Impact of Fault Tolerance Methods in ARM Processors under Soft Errors running Linux and Parallelization APIs. IEEE Transactions on Nuclear Science PP, 99 (2017), 1--1.","journal-title":"IEEE Transactions on Nuclear Science PP"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2015.7315164"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/2665671.2665685"},{"key":"e_1_3_2_1_17_1","volume-title":"2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 1--12","author":"Y. S.","year":"2016","unstructured":"Y. S. Shao et. al. 2016 . Co-designing accelerators and SoC interfaces using gem5-Aladdin . In 2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 1--12 . Y. S. Shao et. al. 2016. Co-designing accelerators and SoC interfaces using gem5-Aladdin. In 2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 1--12."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2011.324"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1177\/1094342014522573"},{"volume-title":"https:\/\/www.top500.org\/","year":"2017","key":"e_1_3_2_1_20_1","unstructured":"TOP500 Supercomputer. 2017. ( 2017 ). https:\/\/www.top500.org\/ TOP500 Supercomputer. 2017. (2017). https:\/\/www.top500.org\/"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2016.7760786"}],"event":{"name":"DAC '18: The 55th Annual Design Automation Conference 2018","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE Council on Electronic Design Automation (CEDA)","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"San Francisco California","acronym":"DAC '18"},"container-title":["Proceedings of the 55th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3195970.3196050","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3195970.3196050","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:39:12Z","timestamp":1750210752000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3195970.3196050"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6,24]]},"references-count":21,"alternative-id":["10.1145\/3195970.3196050","10.1145\/3195970"],"URL":"https:\/\/doi.org\/10.1145\/3195970.3196050","relation":{},"subject":[],"published":{"date-parts":[[2018,6,24]]},"assertion":[{"value":"2018-06-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}