{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,23]],"date-time":"2026-03-23T22:55:26Z","timestamp":1774306526641,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,6,24]],"date-time":"2018-06-24T00:00:00Z","timestamp":1529798400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1337240, 1512937, 1527065"],"award-info":[{"award-number":["1337240, 1512937, 1527065"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000181","name":"Air Force Office of Scientific Research","doi-asserted-by":"publisher","award":["FA9550-15-1-0194"],"award-info":[{"award-number":["FA9550-15-1-0194"]}],"id":[{"id":"10.13039\/100000181","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,6,24]]},"DOI":"10.1145\/3195970.3196073","type":"proceedings-article","created":{"date-parts":[[2018,6,19]],"date-time":"2018-06-19T13:54:59Z","timestamp":1529416499000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Mamba"],"prefix":"10.1145","author":[{"given":"Shunning","family":"Jiang","sequence":"first","affiliation":[{"name":"Cornell University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Berkin","family":"Ilbeyi","sequence":"additional","affiliation":[{"name":"Cornell University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christopher","family":"Batten","sequence":"additional","affiliation":[{"name":"Cornell University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,6,24]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1297081.1297091"},{"key":"e_1_3_2_1_2_1","unstructured":"K. Asanovic etal Instruction Sets Should Be Free: The Case for RISC-V. Technical report UCB\/EECS-2014-146 Aug 2014.  K. Asanovic et al. Instruction Sets Should Be Free: The Case for RISC-V. Technical report UCB\/EECS-2014-146 Aug 2014."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2010.21"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"S. Belloeil etal Stratus: A Procedural Circuit Description Language Based Upon Python. Int'l Conf. on Microelectronics (ICM) Dec 2007.  S. Belloeil et al. Stratus: A Procedural Circuit Description Language Based Upon Python. Int'l Conf. on Microelectronics (ICM) Dec 2007.","DOI":"10.1109\/ICM.2007.4497707"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/795657.795802"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/289423.289440"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1565824.1565827"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"J. Clow etal A Pythonic Approach for Rapid Hardware Prototyping and Instrumentation. Int'l Conf. on Field Programmable Logic (FPL) Sep 2017.  J. Clow et al. A Pythonic Approach for Rapid Hardware Prototyping and Instrumentation. Int'l Conf. on Field Programmable Logic (FPL) Sep 2017.","DOI":"10.23919\/FPL.2017.8056860"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"e_1_3_2_1_11_1","article-title":"A Python-based Hardware Description Language","author":"Decaluwe J.","year":"2004","journal-title":"Linux Journal"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488884"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"P. Haglund etal Hardware Design with a Scripting Language. Int'l Conf. on Field Programmable Logic (FPL) Sep 2003.  P. Haglund et al. Hardware Design with a Scripting Language. Int'l Conf. on Field Programmable Logic (FPL) Sep 2003.","DOI":"10.1007\/978-3-540-45234-8_115"},{"key":"e_1_3_2_1_14_1","unstructured":"Icarus Verilog. http:\/\/iverilog.icarus.com.  Icarus Verilog. http:\/\/iverilog.icarus.com."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/331960.331978"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.820756"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.50"},{"key":"e_1_3_2_1_18_1","volume-title":"MIT","author":"Mashtizadeh A.","year":"2007"},{"key":"e_1_3_2_1_19_1","unstructured":"Migen. https:\/\/m-labs.hk\/gateware.html.  Migen. https:\/\/m-labs.hk\/gateware.html."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2004.1459818"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/500001.500018"},{"key":"e_1_3_2_1_22_1","unstructured":"D. G. P\u00e9rez etal A New Optimized Implemention of the SystemC Engine Using Acyclic Scheduling. Design Automation and Test in Europe (DATE) Feb 2004.   D. G. P\u00e9rez et al. A New Optimized Implemention of the SystemC Engine Using Acyclic Scheduling. Design Automation and Test in Europe (DATE) Feb 2004."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.81"},{"key":"e_1_3_2_1_24_1","unstructured":"Verilator. http:\/\/www.veripool.org\/wiki\/verilator.  Verilator. http:\/\/www.veripool.org\/wiki\/verilator."}],"event":{"name":"DAC '18: The 55th Annual Design Automation Conference 2018","location":"San Francisco California","acronym":"DAC '18","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE Council on Electronic Design Automation (CEDA)","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 55th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3195970.3196073","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3195970.3196073","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3195970.3196073","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:39:13Z","timestamp":1750210753000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3195970.3196073"}},"subtitle":["closing the performance gap in productive hardware development frameworks"],"short-title":[],"issued":{"date-parts":[[2018,6,24]]},"references-count":24,"alternative-id":["10.1145\/3195970.3196073","10.1145\/3195970"],"URL":"https:\/\/doi.org\/10.1145\/3195970.3196073","relation":{},"subject":[],"published":{"date-parts":[[2018,6,24]]},"assertion":[{"value":"2018-06-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}