{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:34:05Z","timestamp":1750221245256,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,6,24]],"date-time":"2018-06-24T00:00:00Z","timestamp":1529798400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,6,24]]},"DOI":"10.1145\/3195970.3196080","type":"proceedings-article","created":{"date-parts":[[2018,6,19]],"date-time":"2018-06-19T13:54:59Z","timestamp":1529416499000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Noise-aware DVFS transition sequence optimization for battery-powered IoT devices"],"prefix":"10.1145","author":[{"given":"Shaoheng","family":"Luo","sequence":"first","affiliation":[{"name":"Zhejiang University, Hangzhou, China"}]},{"given":"Cheng","family":"Zhuo","sequence":"additional","affiliation":[{"name":"Zhejiang University, Hangzhou, China"}]},{"given":"Houle","family":"Gan","sequence":"additional","affiliation":[{"name":"Google Inc."}]}],"member":"320","published-online":{"date-parts":[[2018,6,24]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"136","article-title":"PVT-aware digital controlled voltage regulator design for ultra-low-power (ULP) DVFS systems","author":"Wu P.","year":"2014","unstructured":"P. Wu , et. al. , \" PVT-aware digital controlled voltage regulator design for ultra-low-power (ULP) DVFS systems ,\" Proc. SoCC , pp. 136 -- 139 , 2014 . P. Wu, et. al., \"PVT-aware digital controlled voltage regulator design for ultra-low-power (ULP) DVFS systems,\" Proc. SoCC, pp. 136--139, 2014.","journal-title":"Proc. SoCC"},{"key":"e_1_3_2_1_2_1","first-page":"23","volume-title":"ISSCC","author":"Bohr M.","year":"2009","unstructured":"M. Bohr , \"The new era of scaling in an SoC world,\" Proc . ISSCC , pp. 23 -- 28 , 2009 . M. Bohr, \"The new era of scaling in an SoC world,\" Proc. ISSCC, pp. 23--28, 2009."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1109\/MDT.2007.79"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1145\/1840845.1840897"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1145\/277044.277227"},{"key":"e_1_3_2_1_6_1","volume-title":"et. al., \"Multiple frequency selection in DVFS-enabled processors to minimize energy consumption,\" John Wiley & Sons","author":"Rizvandi N.","year":"2012","unstructured":"N. Rizvandi , et. al., \"Multiple frequency selection in DVFS-enabled processors to minimize energy consumption,\" John Wiley & Sons , 2012 . N. Rizvandi, et. al., \"Multiple frequency selection in DVFS-enabled processors to minimize energy consumption,\" John Wiley & Sons, 2012."},{"key":"e_1_3_2_1_7_1","first-page":"8","volume-title":"ECPEA","author":"Balcells J.","year":"2005","unstructured":"J. Balcells , et. al., \"Frequency modulation techniques for EMI reduction in SMPS,\" Proc . ECPEA , pp. 8 -- 10 , 2005 . J. Balcells, et. al., \"Frequency modulation techniques for EMI reduction in SMPS,\" Proc. ECPEA, pp. 8--10, 2005."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1109\/ASYNC.2012.16"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1109\/TCAD.2012.2235126"},{"key":"e_1_3_2_1_10_1","first-page":"624","article-title":"Understanding voltage variations in chip multiprocessors using a distributed power-delivery network","author":"Gupta M.","year":"2007","unstructured":"M. Gupta , et. al. , \" Understanding voltage variations in chip multiprocessors using a distributed power-delivery network ,\" Proc. DATE , pp. 624 -- 629 , 2007 . M. Gupta, et. al., \"Understanding voltage variations in chip multiprocessors using a distributed power-delivery network,\" Proc. DATE, pp. 624--629, 2007.","journal-title":"Proc. DATE"},{"key":"e_1_3_2_1_11_1","first-page":"327","volume-title":"ISQED","author":"Lam W.","year":"2003","unstructured":"W. Lam , et. al., \"Clock scheduling for power supply noise suppression using genetic algorithm with selective gene therapy,\" Proc . ISQED , pp. 327 -- 332 , 2003 . W. Lam, et. al., \"Clock scheduling for power supply noise suppression using genetic algorithm with selective gene therapy,\" Proc. ISQED, pp. 327--332, 2003."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","DOI":"10.1002\/9780470423899","volume-title":"Advanced Signal Integrity for High-Speed Digital Designs,\" Wiley-IEEE Press","author":"Hall S.","year":"2009","unstructured":"S. Hall and H. Heck , \" Advanced Signal Integrity for High-Speed Digital Designs,\" Wiley-IEEE Press , 2009 . S. Hall and H. Heck, \"Advanced Signal Integrity for High-Speed Digital Designs,\" Wiley-IEEE Press, 2009."},{"key":"e_1_3_2_1_13_1","first-page":"253","volume-title":"ISLPED","author":"Kim Y.","year":"2011","unstructured":"Y. Kim and L. John , \" Automated dI\/dt stressmark generation for microprocessor power delivery networks,\" Proc . ISLPED , pp. 253 -- 258 , 2011 . Y. Kim and L. John, \"Automated dI\/dt stressmark generation for microprocessor power delivery networks,\" Proc. ISLPED, pp. 253--258, 2011."},{"key":"e_1_3_2_1_14_1","first-page":"723","volume-title":"CICC","author":"Zheng H.","year":"2003","unstructured":"H. Zheng , et. al., \"On-package decoupling optimization with package macromodels,\" Proc . CICC , pp. 723 -- 726 , 2003 . H. Zheng, et. al., \"On-package decoupling optimization with package macromodels,\" Proc. CICC, pp. 723--726, 2003."},{"key":"e_1_3_2_1_15_1","first-page":"177","article-title":"Effects of power\/ground via distribution on the power\/ground performance of C4\/BGA packages","author":"Zhao J.","year":"1998","unstructured":"J. Zhao , et. al. , \" Effects of power\/ground via distribution on the power\/ground performance of C4\/BGA packages ,\" Proc. EPEP , pp. 177 -- 180 , 1998 . J. Zhao, et. al., \"Effects of power\/ground via distribution on the power\/ground performance of C4\/BGA packages,\" Proc. EPEP, pp. 177--180, 1998.","journal-title":"Proc. EPEP"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.1145\/378239.379023"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.1109\/TCAD.2005.850863"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1109\/TCAD.2002.802271"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.5555\/1509456.1509599"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_20_1","DOI":"10.1145\/378239.379021"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_21_1","DOI":"10.1145\/2429384.2429530"},{"key":"e_1_3_2_1_22_1","first-page":"1","volume-title":"PESG","author":"Evans P.","year":"2010","unstructured":"P. Evans , et. al., \"Validation of high-definition electric power delivery network simulation,\" Proc . PESG , pp. 1 -- 7 , 2010 . P. Evans, et. al., \"Validation of high-definition electric power delivery network simulation,\" Proc. PESG, pp. 1--7, 2010."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_23_1","DOI":"10.1145\/2700246"},{"key":"e_1_3_2_1_24_1","volume-title":"et. al., \"Power Integrity for I\/O Interfaces: with Signal Integrity\/ Power Integrity Co-Design,\" Prentice Hall","author":"Pandit V.","year":"2010","unstructured":"V. Pandit , et. al., \"Power Integrity for I\/O Interfaces: with Signal Integrity\/ Power Integrity Co-Design,\" Prentice Hall , 2010 . V. Pandit, et. al., \"Power Integrity for I\/O Interfaces: with Signal Integrity\/ Power Integrity Co-Design,\" Prentice Hall, 2010."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_25_1","DOI":"10.1145\/2897937.2897969"},{"key":"e_1_3_2_1_26_1","first-page":"724","article-title":"Learning to branch in mixed integer programming","author":"Khalil E.","year":"2016","unstructured":"E. Khalil , et. al. , \" Learning to branch in mixed integer programming ,\" Proc. AAAI , pp. 724 -- 731 , 2016 . E. Khalil, et. al., \"Learning to branch in mixed integer programming,\" Proc. AAAI, pp. 724--731, 2016.","journal-title":"Proc. AAAI"}],"event":{"sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE Council on Electronic Design Automation (CEDA)","SIGBED ACM Special Interest Group on Embedded Systems"],"acronym":"DAC '18","name":"DAC '18: The 55th Annual Design Automation Conference 2018","location":"San Francisco California"},"container-title":["Proceedings of the 55th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3195970.3196080","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3195970.3196080","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:07:39Z","timestamp":1750212459000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3195970.3196080"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6,24]]},"references-count":26,"alternative-id":["10.1145\/3195970.3196080","10.1145\/3195970"],"URL":"https:\/\/doi.org\/10.1145\/3195970.3196080","relation":{},"subject":[],"published":{"date-parts":[[2018,6,24]]},"assertion":[{"value":"2018-06-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}