{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:34:05Z","timestamp":1750221245238,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,6,24]],"date-time":"2018-06-24T00:00:00Z","timestamp":1529798400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"DARPA","award":["PERFECT"],"award-info":[{"award-number":["PERFECT"]}]},{"name":"Semiconductor Research Corporation","award":["JUMP ADA"],"award-info":[{"award-number":["JUMP ADA"]}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["HR0011-13-C-0022"],"award-info":[{"award-number":["HR0011-13-C-0022"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,6,24]]},"DOI":"10.1145\/3195970.3196083","type":"proceedings-article","created":{"date-parts":[[2018,6,19]],"date-time":"2018-06-19T13:54:59Z","timestamp":1529416499000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["On-chip deep neural network storage with multi-level eNVM"],"prefix":"10.1145","author":[{"given":"Marco","family":"Donato","sequence":"first","affiliation":[{"name":"Harvard University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brandon","family":"Reagen","sequence":"additional","affiliation":[{"name":"Harvard University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lillian","family":"Pentecost","sequence":"additional","affiliation":[{"name":"Harvard University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Udit","family":"Gupta","sequence":"additional","affiliation":[{"name":"Harvard University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Brooks","sequence":"additional","affiliation":[{"name":"Harvard University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gu-Yeon","family":"Wei","sequence":"additional","affiliation":[{"name":"Harvard University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,6,24]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/IGCC.2016.7892599"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/2561828.2561913"},{"key":"e_1_3_2_1_3_1","volume-title":"Analysis and Modeling. DATE","author":"Cai Y.","year":"2013","unstructured":"Y. Cai Threshold Voltage Distribution in MLC NAND Flash Memory: Characterization , Analysis and Modeling. DATE , 2013 . Y. Cai et al. Threshold Voltage Distribution in MLC NAND Flash Memory: Characterization, Analysis and Modeling. DATE, 2013."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2016.07.006"},{"key":"e_1_3_2_1_5_1","volume-title":"Keras","author":"Chollet F.","year":"2015","unstructured":"F. Chollet Keras , 2015 . F. Chollet et al. Keras, 2015."},{"key":"e_1_3_2_1_6_1","volume-title":"ISSCC","author":"Desoli G.","year":"2017","unstructured":"G. Desoli A 2.9TOPS\/W deep convolutional neural network SoC in FD-SOI 28nm for intelligent embedded systems . ISSCC , 2017 . G. Desoli et al. A 2.9TOPS\/W deep convolutional neural network SoC in FD-SOI 28nm for intelligent embedded systems. ISSCC, 2017."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"e_1_3_2_1_8_1","volume-title":"CoRR","author":"Du Y.","year":"2017","unstructured":"Y. Du A Memristive Neural Network Computing Engine using CMOS-Compatible Charge-Trap-Transistor (CTT) . CoRR , 2017 . Y. Du et al. A Memristive Neural Network Computing Engine using CMOS-Compatible Charge-Trap-Transistor (CTT). CoRR, 2017."},{"key":"e_1_3_2_1_9_1","volume-title":"CoRR","author":"Gong Y.","year":"2014","unstructured":"Y. Gong Compressing Deep Convolutional Networks using Vector Quantization . CoRR , 2014 . Y. Gong et al. Compressing Deep Convolutional Networks using Vector Quantization. CoRR, 2014."},{"key":"e_1_3_2_1_10_1","volume-title":"Trained Quantization and Huffman Coding. ICLR","author":"Han S.","year":"2016","unstructured":"S. Han : Compressing Deep Neural Networks with Pruning , Trained Quantization and Huffman Coding. ICLR , 2016 . S. Han et al. Deep Compression: Compressing Deep Neural Networks with Pruning, Trained Quantization and Huffman Coding. ICLR, 2016."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"e_1_3_2_1_12_1","volume":"201","author":"Khan F.","unstructured":"F. Khan The Impact of Self-Heating on Charge Trapping in High-k-Metal-Gate nFETs. IEEE Electron Device Lett. , 201 6. F. Khan et al. The Impact of Self-Heating on Charge Trapping in High-k-Metal-Gate nFETs. IEEE Electron Device Lett., 2016.","journal-title":"IEEE Electron Device Lett."},{"key":"e_1_3_2_1_13_1","volume":"201","author":"Khan F.","unstructured":"F. Khan Charge Trap Transistor (CTT): An Embedded Fully Logic-Compatible Multiple-Time Programmable Non-Volatile Memory Element for high-k-metal-gate CMOS technologies. IEEE Electron Device Letters , 201 7. F. Khan et al. Charge Trap Transistor (CTT): An Embedded Fully Logic-Compatible Multiple-Time Programmable Non-Volatile Memory Element for high-k-metal-gate CMOS technologies. IEEE Electron Device Letters, 2017.","journal-title":"IEEE Electron Device Letters"},{"key":"e_1_3_2_1_14_1","unstructured":"Y. LeCun and C. Cortes. The MNIST database of handwritten digits.  Y. LeCun and C. Cortes. The MNIST database of handwritten digits."},{"key":"e_1_3_2_1_15_1","volume":"201","author":"Miyaji K.","unstructured":"K. Miyaji Zero Additional Process, Local Charge Trap, Embedded Flash Memory with Drain-Side Assisted Erase Scheme Using Minimum Channel LengthWidth Standard Complemental Metal-Oxide-Semiconductor Single Transistor Cell. Jpn. J. Appl. Phys. , 201 2. K. Miyaji et al. Zero Additional Process, Local Charge Trap, Embedded Flash Memory with Drain-Side Assisted Erase Scheme Using Minimum Channel LengthWidth Standard Complemental Metal-Oxide-Semiconductor Single Transistor Cell. Jpn. J. Appl. Phys., 2012.","journal-title":"Jpn. J. Appl. Phys."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.32"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11263-015-0816-y"},{"key":"e_1_3_2_1_18_1","volume-title":"CoRR","author":"Simonyan K.","year":"2014","unstructured":"K. Simonyan and A. Zisserman . Very Deep Convolutional Networks for Large-Scale Image Recognition . CoRR , 2014 . K. Simonyan and A. Zisserman. Very Deep Convolutional Networks for Large-Scale Image Recognition. CoRR, 2014."}],"event":{"name":"DAC '18: The 55th Annual Design Automation Conference 2018","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE Council on Electronic Design Automation (CEDA)","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"San Francisco California","acronym":"DAC '18"},"container-title":["Proceedings of the 55th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3195970.3196083","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3195970.3196083","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3195970.3196083","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:07:39Z","timestamp":1750212459000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3195970.3196083"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6,24]]},"references-count":18,"alternative-id":["10.1145\/3195970.3196083","10.1145\/3195970"],"URL":"https:\/\/doi.org\/10.1145\/3195970.3196083","relation":{},"subject":[],"published":{"date-parts":[[2018,6,24]]},"assertion":[{"value":"2018-06-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}