{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:42:45Z","timestamp":1761324165071,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,6,24]],"date-time":"2018-06-24T00:00:00Z","timestamp":1529798400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,6,24]]},"DOI":"10.1145\/3195970.3196089","type":"proceedings-article","created":{"date-parts":[[2018,6,19]],"date-time":"2018-06-19T13:54:59Z","timestamp":1529416499000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":22,"title":["Parallelizing SRAM arrays with customized bit-cell for binary neural networks"],"prefix":"10.1145","author":[{"given":"Rui","family":"Liu","sequence":"first","affiliation":[{"name":"Arizona State University"}]},{"given":"Xiaochen","family":"Peng","sequence":"additional","affiliation":[{"name":"Arizona State University"}]},{"given":"Xiaoyu","family":"Sun","sequence":"additional","affiliation":[{"name":"Arizona State University"}]},{"given":"Win-San","family":"Khwa","sequence":"additional","affiliation":[{"name":"National Tsing Hua University, Hsinchu, Taiwan"}]},{"given":"Xin","family":"Si","sequence":"additional","affiliation":[{"name":"National Tsing Hua University, Hsinchu, Taiwan"}]},{"given":"Jia-Jing","family":"Chen","sequence":"additional","affiliation":[{"name":"National Tsing Hua University, Hsinchu, Taiwan"}]},{"given":"Jia-Fang","family":"Li","sequence":"additional","affiliation":[{"name":"National Tsing Hua University, Hsinchu, Taiwan"}]},{"given":"Meng-Fan","family":"Chang","sequence":"additional","affiliation":[{"name":"National Tsing Hua University, Hsinchu, Taiwan"}]},{"given":"Shimeng","family":"Yu","sequence":"additional","affiliation":[{"name":"Arizona State University"}]}],"member":"320","published-online":{"date-parts":[[2018,6,24]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Very deep convolutional networks for large-scale image recognition,\" in ICLR","author":"Simonyan K.","year":"2015","unstructured":"K. Simonyan and A. Zisserman , \" Very deep convolutional networks for large-scale image recognition,\" in ICLR , 2015 . K. Simonyan and A. Zisserman, \"Very deep convolutional networks for large-scale image recognition,\" in ICLR, 2015."},{"key":"e_1_3_2_1_2_1","volume-title":"Binarized neural network: Training deep neural networks with weights and activations constrained to+ 1 or-1,\" arXiv: 1602.02830","author":"Courbariaux M.","year":"2016","unstructured":"M. Courbariaux , , \" Binarized neural network: Training deep neural networks with weights and activations constrained to+ 1 or-1,\" arXiv: 1602.02830 , 2016 . M. Courbariaux, et al., \"Binarized neural network: Training deep neural networks with weights and activations constrained to+ 1 or-1,\" arXiv: 1602.02830, 2016."},{"key":"e_1_3_2_1_3_1","volume-title":"XNOR-Net: ImageNet classification using binary convolutional neural networks,\" arXiv: 1603.05279","author":"Rastegari M.","year":"2016","unstructured":"M. Rastegari , , \" XNOR-Net: ImageNet classification using binary convolutional neural networks,\" arXiv: 1603.05279 , 2016 . M. Rastegari, et al., \"XNOR-Net: ImageNet classification using binary convolutional neural networks,\" arXiv: 1603.05279, 2016."},{"key":"e_1_3_2_1_4_1","volume-title":"Eyeriss: an energy-efficient reconfigurable accelerator for deep convolutional neural networks,\" in IEEE ISSCC","author":"Chen Y.-H.","year":"2016","unstructured":"Y.-H. Chen , , \" Eyeriss: an energy-efficient reconfigurable accelerator for deep convolutional neural networks,\" in IEEE ISSCC , 2016 . Y.-H. Chen, et al., \"Eyeriss: an energy-efficient reconfigurable accelerator for deep convolutional neural networks,\" in IEEE ISSCC, 2016."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"e_1_3_2_1_6_1","volume-title":"VLSI Circuits","author":"Zhang J.","year":"2016","unstructured":"J. Zhang , machine-learning classifier implemented in a standard 6T SRAM array,\" in Symp . VLSI Circuits , 2016 . J. Zhang, et al., \"A machine-learning classifier implemented in a standard 6T SRAM array,\" in Symp. VLSI Circuits, 2016."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.12"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.13"},{"key":"e_1_3_2_1_9_1","volume-title":"Scaling-up resistive synaptic arrays for neuro-inspired architecture: challenges and prospect,\" in IEEE IEDM","author":"Yu S.","year":"2015","unstructured":"S. Yu , , \" Scaling-up resistive synaptic arrays for neuro-inspired architecture: challenges and prospect,\" in IEEE IEDM , 2015 . S. Yu, et al., \"Scaling-up resistive synaptic arrays for neuro-inspired architecture: challenges and prospect,\" in IEEE IEDM, 2015."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008467"},{"key":"e_1_3_2_1_11_1","volume-title":"VLSI Circuits","author":"Chang L.","year":"2005","unstructured":"L. Chang , SRAM cell design for the 32 nm node and beyond,\" in Symp . VLSI Circuits , 2005 . L. Chang, et al., \"Stable SRAM cell design for the 32 nm node and beyond,\" in Symp. VLSI Circuits, 2005."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"J. Max \"Quantizing for minimum distortion \" IRE Transactions on Information Theory 1960.  J. Max \"Quantizing for minimum distortion \" IRE Transactions on Information Theory 1960.","DOI":"10.1109\/TIT.1960.1057548"},{"key":"e_1_3_2_1_13_1","volume-title":"NeuroSim+: An integrated device-to-algorithm framework for benchmarking synaptic devices and array architectures,\" in IEEE IEDM","author":"Chen P.-Y.","year":"2017","unstructured":"P.-Y. Chen , , \" NeuroSim+: An integrated device-to-algorithm framework for benchmarking synaptic devices and array architectures,\" in IEEE IEDM , 2017 . P.-Y. Chen, et al., \"NeuroSim+: An integrated device-to-algorithm framework for benchmarking synaptic devices and array architectures,\" in IEEE IEDM, 2017."},{"key":"e_1_3_2_1_14_1","volume-title":"A 65nm 4Kb algorithm-aependent computing-in-memory SRAM unit-macro with 2.3ns and 55.8TOPS\/W fully parallel product-sum operation for binary DNN edge processors,\" in IEEE ISSCC","author":"Khwa W.-S.","year":"2018","unstructured":"W.-S. Khwa , , \" A 65nm 4Kb algorithm-aependent computing-in-memory SRAM unit-macro with 2.3ns and 55.8TOPS\/W fully parallel product-sum operation for binary DNN edge processors,\" in IEEE ISSCC , 2018 . W.-S. Khwa, et al., \"A 65nm 4Kb algorithm-aependent computing-in-memory SRAM unit-macro with 2.3ns and 55.8TOPS\/W fully parallel product-sum operation for binary DNN edge processors,\" in IEEE ISSCC, 2018."}],"event":{"name":"DAC '18: The 55th Annual Design Automation Conference 2018","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE Council on Electronic Design Automation (CEDA)","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"San Francisco California","acronym":"DAC '18"},"container-title":["Proceedings of the 55th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3195970.3196089","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3195970.3196089","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:07:39Z","timestamp":1750212459000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3195970.3196089"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6,24]]},"references-count":14,"alternative-id":["10.1145\/3195970.3196089","10.1145\/3195970"],"URL":"https:\/\/doi.org\/10.1145\/3195970.3196089","relation":{},"subject":[],"published":{"date-parts":[[2018,6,24]]},"assertion":[{"value":"2018-06-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}