{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T01:52:20Z","timestamp":1773193940841,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,6,24]],"date-time":"2018-06-24T00:00:00Z","timestamp":1529798400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,6,24]]},"DOI":"10.1145\/3195970.3196092","type":"proceedings-article","created":{"date-parts":[[2018,6,19]],"date-time":"2018-06-19T13:54:59Z","timestamp":1529416499000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":15,"title":["PIMA-logic"],"prefix":"10.1145","author":[{"given":"Shaahin","family":"Angizi","sequence":"first","affiliation":[{"name":"University of Central Florida"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhezhi","family":"He","sequence":"additional","affiliation":[{"name":"University of Central Florida"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Deliang","family":"Fan","sequence":"additional","affiliation":[{"name":"University of Central Florida"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,6,24]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.13"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"V. Seshadri and O. Mutlu \"Simple operations in memory to reduce data movement \" Advances in Computers 2017.  V. Seshadri and O. Mutlu \"Simple operations in memory to reduce data movement \" Advances in Computers 2017.","DOI":"10.1016\/bs.adcom.2017.04.004"},{"key":"e_1_3_2_1_4_1","first-page":"481","volume-title":"2017 IEEE International Symposium on. IEEE","author":"Aga S.","year":"2017"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_3_2_1_6_1","unstructured":"\"Everspin stt. 2016. url: https:\/\/www.everspin.com\/news 256mb-perpendicular-spin-torque-mram.\"  \"Everspin stt. 2016. url: https:\/\/www.everspin.com\/news 256mb-perpendicular-spin-torque-mram.\""},{"key":"e_1_3_2_1_7_1","volume-title":"IEEE","author":"Chung S.-W.","year":"2016"},{"key":"e_1_3_2_1_8_1","first-page":"757","article-title":"Mpim: Multi-purpose in-memory processing using configurable resistive memory","author":"Imani M.","year":"2017","journal-title":"ASP-DAC. IEEE"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.12"},{"key":"e_1_3_2_1_10_1","volume-title":"IEEE","author":"Angizi S.","year":"2017"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"W. Kang etal \"In-memory processing paradigm for bitwise logic operations in stt-mram \" IEEE TMAG 2017.  W. Kang et al. \"In-memory processing paradigm for bitwise logic operations in stt-mram \" IEEE TMAG 2017.","DOI":"10.1109\/INTMAG.2017.8008048"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.4753947"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"X. Fong etal \"Spin-transfer torque devices for logic and memory: Prospects and perspectives \" IEEE TCAD vol. 35 2016.  X. Fong et al. \"Spin-transfer torque devices for logic and memory: Prospects and perspectives \" IEEE TCAD vol. 35 2016.","DOI":"10.1109\/TCAD.2015.2481793"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2934583.2934642"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"H. Noguchi etal \"Novel voltage controlled mram (vcm) with fast read\/write circuits for ultra large last level cache \" in IEDM 2016.  H. Noguchi et al. \"Novel voltage controlled mram (vcm) with fast read\/write circuits for ultra large last level cache \" in IEDM 2016.","DOI":"10.1109\/IEDM.2016.7838494"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2004.834177"},{"key":"e_1_3_2_1_17_1","unstructured":"(2011) Ncsu eda freepdk45. {Online}. Available: http:\/\/www.eda.ncsu.edu\/wiki\/FreePDK45:Contents  (2011) Ncsu eda freepdk45. {Online}. Available: http:\/\/www.eda.ncsu.edu\/wiki\/FreePDK45:Contents"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"G. Panagopoulos etal \"A framework for simulating hybrid mtj\/cmos circuits: Atoms to system approach \" in DATE 2012.   G. Panagopoulos et al. \"A framework for simulating hybrid mtj\/cmos circuits: Atoms to system approach \" in DATE 2012.","DOI":"10.1109\/DATE.2012.6176592"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.839468(410) 24"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-9551-3_2"},{"key":"e_1_3_2_1_21_1","unstructured":"K. Malbrain \"Byte-oriented-aes: a public domain byte-oriented implementation of aes in c \" 2009.  K. Malbrain \"Byte-oriented-aes: a public domain byte-oriented implementation of aes in c \" 2009."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"crossref","unstructured":"Y. Wang etal \"Dw-aes: A domain-wall nanowire-based aes for high throughput and energy-efficient data encryption in non-volatile memory \" IEEE TIFS 2016.  Y. Wang et al. \"Dw-aes: A domain-wall nanowire-based aes for high throughput and energy-efficient data encryption in non-volatile memory \" IEEE TIFS 2016.","DOI":"10.1109\/TIFS.2016.2576903"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_25_1","volume-title":"University of California","author":"Stillmaker A.","year":"2011"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2384039"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2008.2011812"}],"event":{"name":"DAC '18: The 55th Annual Design Automation Conference 2018","location":"San Francisco California","acronym":"DAC '18","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE Council on Electronic Design Automation (CEDA)","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 55th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3195970.3196092","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3195970.3196092","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:07:39Z","timestamp":1750212459000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3195970.3196092"}},"subtitle":["a novel processing-in-memory architecture for highly flexible and energy-efficient logic computation"],"short-title":[],"issued":{"date-parts":[[2018,6,24]]},"references-count":27,"alternative-id":["10.1145\/3195970.3196092","10.1145\/3195970"],"URL":"https:\/\/doi.org\/10.1145\/3195970.3196092","relation":{},"subject":[],"published":{"date-parts":[[2018,6,24]]},"assertion":[{"value":"2018-06-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}