{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T10:04:13Z","timestamp":1767261853114,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,6,24]],"date-time":"2018-06-24T00:00:00Z","timestamp":1529798400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Spanish Ministry of Science and Innovation","award":["TIN2015-65316-P"],"award-info":[{"award-number":["TIN2015-65316-P"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,6,24]]},"DOI":"10.1145\/3195970.3196104","type":"proceedings-article","created":{"date-parts":[[2018,6,19]],"date-time":"2018-06-19T13:54:59Z","timestamp":1529416499000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["Response-time analysis of DAG tasks supporting heterogeneous computing"],"prefix":"10.1145","author":[{"given":"Maria A.","family":"Serrano","sequence":"first","affiliation":[{"name":"Universitat Politecnica de Catalunya (UPC), Barcelona, Spain"}]},{"given":"Eduardo","family":"Qui\u00f1ones","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC), Barcelona, Spain"}]}],"member":"320","published-online":{"date-parts":[[2018,6,24]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"GOMP project. URL: https:\/\/gcc.gnu.org\/projects\/gomp\/.  GOMP project. URL: https:\/\/gcc.gnu.org\/projects\/gomp\/ ."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2013.31"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2014.22"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2016.030"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2015.27"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2012.59"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2016.010"},{"key":"e_1_3_2_1_8_1","volume-title":"March","author":"Chen J.-J.","year":"2017","unstructured":"J.-J. Chen , G. Nelissen , W.-H. Huang , M. Yang , Many suspensions many problems: A review of self-suspending tasks in real-time systems. Tech. Rep, 854 (2nd ver.) , March 2017 . J.-J. Chen, G. Nelissen, W.-H. Huang, M. Yang, et al. Many suspensions many problems: A review of self-suspending tasks in real-time systems. Tech. Rep, 854 (2nd ver.), March 2017."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/SIES.2016.7509443"},{"key":"e_1_3_2_1_10_1","unstructured":"IBM ILOG Cplex Optimization studio. URL: http:\/\/www-01.ibm.com\/software\/commerce\/optimization\/cplex-optimizer.  IBM ILOG Cplex Optimization studio. URL: http:\/\/www-01.ibm.com\/software\/commerce\/optimization\/cplex-optimizer ."},{"key":"e_1_3_2_1_11_1","volume-title":"Xilinx ultrascale: The next-generation architecture for your next-generation architecture. Xilinx White Paper WP435","author":"Leibson S.","year":"2013","unstructured":"S. Leibson and N. Mehta . Xilinx ultrascale: The next-generation architecture for your next-generation architecture. Xilinx White Paper WP435 , 2013 . S. Leibson and N. Mehta. Xilinx ultrascale: The next-generation architecture for your next-generation architecture. Xilinx White Paper WP435, 2013."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2015.26"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858399"},{"key":"e_1_3_2_1_14_1","volume-title":"NVIDIA White Paper","author":"Tegra NVIDIA","year":"2014","unstructured":"NVIDIA Tegra . K1 : A new era in mobile computing . NVIDIA White Paper , 2014 . NVIDIA Tegra. K1: A new era in mobile computing. NVIDIA White Paper, 2014."},{"key":"e_1_3_2_1_15_1","volume-title":"URL: http:\/\/www.openmp.org\/wp-content\/uploads\/openmp-4.5.pdf","author":"Architecture Review Board MP","year":"2015","unstructured":"Open MP Architecture Review Board . Open MP 4.5 Complete Specification . URL: http:\/\/www.openmp.org\/wp-content\/uploads\/openmp-4.5.pdf , 2015 . OpenMP Architecture Review Board. OpenMP 4.5 Complete Specification. URL: http:\/\/www.openmp.org\/wp-content\/uploads\/openmp-4.5.pdf, 2015."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-65578-9_16"},{"key":"e_1_3_2_1_17_1","volume-title":"Tech. Rep","author":"Saifullah A.","year":"2012","unstructured":"A. Saifullah , D. Ferry , C. Lu , and C. Gill . Real-time scheduling of parallel tasks under a general DAG model . Tech. Rep , 2012 . A. Saifullah, D. Ferry, C. Lu, and C. Gill. Real-time scheduling of parallel tasks under a general DAG model. Tech. Rep, 2012."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/2971808.2972057"},{"key":"e_1_3_2_1_19_1","volume-title":"CASES","author":"Serrano M. A.","year":"2015","unstructured":"M. A. Serrano , A. Melani , R. Vargas , A. Marongiu , M. Bertogna , and E. Quinones . Timing characterization of OpenMP4 tasking model . In CASES , 2015 . M. A. Serrano, A. Melani, R. Vargas, A. Marongiu, M. Bertogna, and E. Quinones. Timing characterization of OpenMP4 tasking model. In CASES, 2015."},{"key":"e_1_3_2_1_20_1","volume-title":"66AK2Hxx Multicore Keystone II System-on-Chip (SoC)","author":"Instruments Texas","year":"2012","unstructured":"Texas Instruments . 66AK2Hxx Multicore Keystone II System-on-Chip (SoC) . November 2012 . Texas Instruments. 66AK2Hxx Multicore Keystone II System-on-Chip (SoC). November 2012."},{"key":"e_1_3_2_1_21_1","volume-title":"DATE","author":"Vargas R.","year":"2015","unstructured":"R. Vargas , E. Quinones , and A. Marongiu . OpenMP and timing predictability: a possible union ? In DATE , 2015 . R. Vargas, E. Quinones, and A. Marongiu. OpenMP and timing predictability: a possible union? In DATE, 2015."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7427987"}],"event":{"name":"DAC '18: The 55th Annual Design Automation Conference 2018","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE Council on Electronic Design Automation (CEDA)","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"San Francisco California","acronym":"DAC '18"},"container-title":["Proceedings of the 55th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3195970.3196104","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3195970.3196104","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:07:40Z","timestamp":1750212460000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3195970.3196104"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6,24]]},"references-count":22,"alternative-id":["10.1145\/3195970.3196104","10.1145\/3195970"],"URL":"https:\/\/doi.org\/10.1145\/3195970.3196104","relation":{},"subject":[],"published":{"date-parts":[[2018,6,24]]},"assertion":[{"value":"2018-06-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}