{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:41:58Z","timestamp":1773247318979,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,6,24]],"date-time":"2018-06-24T00:00:00Z","timestamp":1529798400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100002920","name":"Research Grants Council, University Grants Committee","doi-asserted-by":"publisher","award":["CUHK14208914"],"award-info":[{"award-number":["CUHK14208914"]}],"id":[{"id":"10.13039\/501100002920","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,6,24]]},"DOI":"10.1145\/3195970.3196107","type":"proceedings-article","created":{"date-parts":[[2018,6,19]],"date-time":"2018-06-19T13:54:59Z","timestamp":1529416499000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Routability-driven and fence-aware legalization for mixed-cell-height circuits"],"prefix":"10.1145","author":[{"given":"Haocheng","family":"Li","sequence":"first","affiliation":[{"name":"CUHK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wing-Kai","family":"Chow","sequence":"additional","affiliation":[{"name":"Cadence Design System Inc."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gengjie","family":"Chen","sequence":"additional","affiliation":[{"name":"CUHK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Evangeline F. Y.","family":"Young","sequence":"additional","affiliation":[{"name":"CUHK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bei","family":"Yu","sequence":"additional","affiliation":[{"name":"CUHK"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,6,24]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"999","volume-title":"ICCAD","author":"Xu X.","year":"2017","unstructured":"X. Xu , N. Shah , A. Evans , S. Sinha , B. Cline , and G. Yeric , \" Standard cell library design and optimization methodology for ASAP7 PDK,\" in Proc . ICCAD , 2017 , pp. 999 -- 1004 . X. Xu, N. Shah, A. Evans, S. Sinha, B. Cline, and G. Yeric, \"Standard cell library design and optimization methodology for ASAP7 PDK,\" in Proc. ICCAD, 2017, pp. 999--1004."},{"key":"e_1_3_2_1_2_1","first-page":"89","volume-title":"ICCAD","author":"Mattii L.","year":"2017","unstructured":"L. Mattii , D. Milojevic , P. Debacker , Y. Sherazi , M. Berekovic , and P. Raghavan , \" IR-drop aware design & technology co-optimization for N5 node with different device and cell height options,\" in Proc . ICCAD , 2017 , pp. 89 -- 94 . L. Mattii, D. Milojevic, P. Debacker, Y. Sherazi, M. Berekovic, and P. Raghavan, \"IR-drop aware design & technology co-optimization for N5 node with different device and cell height options,\" in Proc. ICCAD, 2017, pp. 89--94."},{"key":"e_1_3_2_1_3_1","volume-title":"SPIE","volume":"7268","author":"Baek S.-H.","year":"2008","unstructured":"S.-H. Baek , H.-Y. Kim , Y.-K. Lee , D.-Y. Jin , S.-C. Park , and J.-D. Cho , \"Ultra-high density standard cell library using multi-height cell structure,\" in Proc . SPIE , vol. 7268 , 2008 . S.-H. Baek, H.-Y. Kim, Y.-K. Lee, D.-Y. Jin, S.-C. Park, and J.-D. Cho, \"Ultra-high density standard cell library using multi-height cell structure,\" in Proc. SPIE, vol. 7268, 2008."},{"key":"e_1_3_2_1_4_1","first-page":"1","volume-title":"MWSCAS","author":"Lin M. P.-H.","year":"2011","unstructured":"M. P.-H. Lin , C.-C. Hsu , and Y.-T. Chang , \"Recent research in clock power saving with multi-bit flip-flops,\" in Proc . MWSCAS , 2011 , pp. 1 -- 4 . M. P.-H. Lin, C.-C. Hsu, and Y.-T. Chang, \"Recent research in clock power saving with multi-bit flip-flops,\" in Proc. MWSCAS, 2011, pp. 1--4."},{"key":"e_1_3_2_1_5_1","unstructured":"D. D. Sherlekar \"Cell architecture for increasing transistor size \" Jan. 14 2014 uS Patent 8 631 374.  D. D. Sherlekar \"Cell architecture for increasing transistor size \" Jan. 14 2014 uS Patent 8 631 374."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2016.7999056"},{"key":"e_1_3_2_1_7_1","first-page":"450","volume-title":"ASPDAC","author":"Wang C.-H.","year":"2017","unstructured":"C.-H. Wang , Y.-Y. Wu , J. Chen , Y.-W. Chang , S.-Y. Kuo , W. Zhu , and G. Fan , \" An effective legalization algorithm for mixed-cell-height standard cells,\" in Proc . ASPDAC , 2017 , pp. 450 -- 455 . C.-H. Wang, Y.-Y. Wu, J. Chen, Y.-W. Chang, S.-Y. Kuo, W. Zhu, and G. Fan, \"An effective legalization algorithm for mixed-cell-height standard cells,\" in Proc. ASPDAC, 2017, pp. 450--455."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353640"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062330"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2401571"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2017.02.004"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898038"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967055"},{"key":"e_1_3_2_1_14_1","first-page":"321","article-title":"Algorithms for detailed placement of standard cells","author":"Vygen J.","year":"1998","unstructured":"J. Vygen , \" Algorithms for detailed placement of standard cells ,\" in Proc. DATE , 1998 , pp. 321 -- 324 . J. Vygen, \"Algorithms for detailed placement of standard cells,\" in Proc. DATE, 1998, pp. 321--324.","journal-title":"Proc. DATE"},{"key":"e_1_3_2_1_15_1","first-page":"65","volume-title":"ICCAD","author":"Wu Y.-Y.","year":"2017","unstructured":"Y.-Y. Wu and Y.-W. Chang , \"Mixed-cell-height detailed placement considering complex minimum-implant-area constraints,\" in Proc . ICCAD , 2017 , pp. 65 -- 72 . Y.-Y. Wu and Y.-W. Chang, \"Mixed-cell-height detailed placement considering complex minimum-implant-area constraints,\" in Proc. ICCAD, 2017, pp. 65--72."},{"key":"e_1_3_2_1_16_1","first-page":"867","volume-title":"ICCAD","author":"Darav N. K.","year":"2017","unstructured":"N. K. Darav , I. S. Bustany , A. Kennings , and R. Mamidi , \" ICCAD-2017 CAD contest in multi-deck standard cell legalization and benchmarks,\" in Proc . ICCAD , 2017 , pp. 867 -- 871 . N. K. Darav, I. S. Bustany, A. Kennings, and R. Mamidi, \"ICCAD-2017 CAD contest in multi-deck standard cell legalization and benchmarks,\" in Proc. ICCAD, 2017, pp. 867--871."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2723572"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2560519.2565877"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2899381"},{"key":"e_1_3_2_1_20_1","volume-title":"Efficient implementations of minimum-cost flow algorithms,\" arXiv preprint arXiv:1207.6381","author":"Kir\u00e1ly Z.","year":"2012","unstructured":"Z. Kir\u00e1ly and P. Kov\u00e1cs , \" Efficient implementations of minimum-cost flow algorithms,\" arXiv preprint arXiv:1207.6381 , 2012 . Z. Kir\u00e1ly and P. Kov\u00e1cs, \"Efficient implementations of minimum-cost flow algorithms,\" arXiv preprint arXiv:1207.6381, 2012."},{"key":"e_1_3_2_1_21_1","volume-title":"RippleFPGA: Routability-driven simultaneous packing and placement for modern FPGAs,\" IEEE TCAD","author":"Chen G.","year":"2017","unstructured":"G. Chen , C.-W. Pui , W.-K. Chow , K.-C. Lam , J. Kuang , E. F. Y. Young , and B. Yu , \" RippleFPGA: Routability-driven simultaneous packing and placement for modern FPGAs,\" IEEE TCAD , 2017 . G. Chen, C.-W. Pui, W.-K. Chow, K.-C. Lam, J. Kuang, E. F. Y. Young, and B. Yu, \"RippleFPGA: Routability-driven simultaneous packing and placement for modern FPGAs,\" IEEE TCAD, 2017."}],"event":{"name":"DAC '18: The 55th Annual Design Automation Conference 2018","location":"San Francisco California","acronym":"DAC '18","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE Council on Electronic Design Automation (CEDA)","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 55th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3195970.3196107","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3195970.3196107","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:07:40Z","timestamp":1750212460000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3195970.3196107"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6,24]]},"references-count":21,"alternative-id":["10.1145\/3195970.3196107","10.1145\/3195970"],"URL":"https:\/\/doi.org\/10.1145\/3195970.3196107","relation":{},"subject":[],"published":{"date-parts":[[2018,6,24]]},"assertion":[{"value":"2018-06-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}