{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T06:59:55Z","timestamp":1767855595364,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,6,24]],"date-time":"2018-06-24T00:00:00Z","timestamp":1529798400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,6,24]]},"DOI":"10.1145\/3195970.3196115","type":"proceedings-article","created":{"date-parts":[[2018,6,19]],"date-time":"2018-06-19T13:54:59Z","timestamp":1529416499000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":25,"title":["<i>SMApproxlib<\/i>"],"prefix":"10.1145","author":[{"given":"Salim","family":"Ullah","sequence":"first","affiliation":[{"name":"Technische Universit\u00e4t Dresden, Germany"}]},{"given":"Sanjeev Sripadraj","family":"Murthy","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Dresden, Germany"}]},{"given":"Akash","family":"Kumar","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Dresden, Germany"}]}],"member":"320","published-online":{"date-parts":[[2018,6,24]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783335"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488873"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569370"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.51"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2015.17"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657022"},{"key":"e_1_3_2_1_8_1","volume-title":"Proceedings of the conference on Design, Automation & Test in Europe. European Design and Automation Association, 95","author":"Liu Cong","year":"2014","unstructured":"Cong Liu , Jie Han , and Fabrizio Lombardi . 2014 . A low-power, high-performance approximate multiplier with configurable partial error recovery . In Proceedings of the conference on Design, Automation & Test in Europe. European Design and Automation Association, 95 . Cong Liu, Jie Han, and Fabrizio Lombardi. 2014. A low-power, high-performance approximate multiplier with configurable partial error recovery. In Proceedings of the conference on Design, Automation & Test in Europe. European Design and Automation Association, 95."},{"key":"e_1_3_2_1_9_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 258--261","author":"Mrazek Vojtech","year":"2017","unstructured":"Vojtech Mrazek , Radek Hrbacek , Zdenek Vasicek , and Lukas Sekanina . 2017 . EvoApproxSb: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods. In 2017 Design , Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 258--261 . Vojtech Mrazek, Radek Hrbacek, Zdenek Vasicek, and Lukas Sekanina. 2017. EvoApproxSb: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods. In 2017 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 258--261."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.48"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967005"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744778"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.29"},{"key":"e_1_3_2_1_14_1","unstructured":"Xilinx. 2011. Logicore IP multiplier v11.2. https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/mult_gen_ds255.pdf  Xilinx. 2011. Logicore IP multiplier v11.2. https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/mult_gen_ds255.pdf"},{"key":"e_1_3_2_1_15_1","unstructured":"Xilinx. 2017. Xilinx 7 Series Configurable Logic Block. https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/mult_gen_ds255.pdf  Xilinx. 2017. Xilinx 7 Series Configurable Logic Block. https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/mult_gen_ds255.pdf"}],"event":{"name":"DAC '18: The 55th Annual Design Automation Conference 2018","location":"San Francisco California","acronym":"DAC '18","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE Council on Electronic Design Automation (CEDA)","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 55th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3195970.3196115","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3195970.3196115","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:07:40Z","timestamp":1750212460000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3195970.3196115"}},"subtitle":["library of FPGA-based approximate multipliers"],"short-title":[],"issued":{"date-parts":[[2018,6,24]]},"references-count":15,"alternative-id":["10.1145\/3195970.3196115","10.1145\/3195970"],"URL":"https:\/\/doi.org\/10.1145\/3195970.3196115","relation":{},"subject":[],"published":{"date-parts":[[2018,6,24]]},"assertion":[{"value":"2018-06-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}