{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,19]],"date-time":"2026-01-19T10:45:14Z","timestamp":1768819514511,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,6,24]],"date-time":"2018-06-24T00:00:00Z","timestamp":1529798400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1533933,1719160"],"award-info":[{"award-number":["1533933,1719160"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Jiangnan Institute of Computing Technology","award":["2016YFB0200505"],"award-info":[{"award-number":["2016YFB0200505"]}]},{"name":"Chinese National Key Research and Development Program","award":["2017YFB0403404"],"award-info":[{"award-number":["2017YFB0403404"]}]},{"name":"Beijing Innovation Center for Future Chip","award":["KYJJ2016005"],"award-info":[{"award-number":["KYJJ2016005"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,6,24]]},"DOI":"10.1145\/3195970.3196116","type":"proceedings-article","created":{"date-parts":[[2018,6,19]],"date-time":"2018-06-19T13:54:59Z","timestamp":1529416499000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":32,"title":["SNrram"],"prefix":"10.1145","author":[{"given":"Peiqi","family":"Wang","sequence":"first","affiliation":[{"name":"Tsinghua University and University of California"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Ji","sequence":"additional","affiliation":[{"name":"Tsinghua University and University of California"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chi","family":"Hong","sequence":"additional","affiliation":[{"name":"Tsinghua University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yongqiang","family":"Lyu","sequence":"additional","affiliation":[{"name":"Tsinghua University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dongsheng","family":"Wang","sequence":"additional","affiliation":[{"name":"Tsinghua University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[{"name":"University of California"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,6,24]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.11"},{"key":"e_1_3_2_1_2_1","volume-title":"The power of sparsity in convolutional neural networks. arXiv:1702.06257","author":"Changpinyo S.","year":"2017","unstructured":"S. Changpinyo The power of sparsity in convolutional neural networks. arXiv:1702.06257 , 2017 . S. Changpinyo et al. The power of sparsity in convolutional neural networks. arXiv:1702.06257, 2017."},{"key":"e_1_3_2_1_3_1","volume-title":"IEDM.","author":"Chen P.","year":"2017","unstructured":"P. Chen Neurosim+: An integrated device-to-algorithm framework for benchmarking synaptic devices and array architectures . In IEDM. 2017 . P. Chen et al. Neurosim+: An integrated device-to-algorithm framework for benchmarking synaptic devices and array architectures. In IEDM. 2017."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.58"},{"issue":"1","key":"e_1_3_2_1_5_1","first-page":"127","article-title":"Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks","volume":"52","author":"Chen Y. H.","year":"2017","unstructured":"Y. H. Chen Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks . JSSC , 52 ( 1 ): 127 -- 138 , 2017 . Y. H. Chen et al. Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks. JSSC, 52(1):127--138, 2017.","journal-title":"JSSC"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.13"},{"key":"e_1_3_2_1_7_1","volume-title":"ICML","author":"Coates A.","year":"2013","unstructured":"A. Coates Deep learning with cots hpc systems . In ICML , 2013 . A. Coates et al. Deep learning with cots hpc systems. In ICML, 2013."},{"key":"e_1_3_2_1_8_1","volume-title":"NIPS","author":"Denil M.","year":"2013","unstructured":"M. Denil Predicting parameters in deep learning . In NIPS , 2013 . M. Denil et al. Predicting parameters in deep learning. In NIPS, 2013."},{"key":"e_1_3_2_1_9_1","volume-title":"Emerging Memory Technologies.","author":"Dong X.","year":"2014","unstructured":"X. Dong Nvsim: A circuit-level performance, energy, and area model for emerging non-volatile memory . In Emerging Memory Technologies. 2014 . X. Dong et al. Nvsim: A circuit-level performance, energy, and area model for emerging non-volatile memory. In Emerging Memory Technologies. 2014."},{"key":"e_1_3_2_1_10_1","unstructured":"C. Farabet etal Cnp: An fpga-based processor for convolutional networks. In FPL.  C. Farabet et al. Cnp: An fpga-based processor for convolutional networks. In FPL ."},{"key":"e_1_3_2_1_11_1","volume-title":"NIPS","author":"Goodfellow I.","year":"2014","unstructured":"I. Goodfellow Generative adversarial nets . In NIPS , 2014 . I. Goodfellow et al. Generative adversarial nets. In NIPS, 2014."},{"key":"e_1_3_2_1_12_1","volume-title":"Deep compression: Compressing deep neural networks with pruning, trained quantization and huffman coding. arXiv:1510.00149","author":"Han S.","year":"2015","unstructured":"S. Han Deep compression: Compressing deep neural networks with pruning, trained quantization and huffman coding. arXiv:1510.00149 , 2015 . S. Han et al. Deep compression: Compressing deep neural networks with pruning, trained quantization and huffman coding. arXiv:1510.00149, 2015."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.30"},{"key":"e_1_3_2_1_14_1","volume-title":"CVPR","author":"Liu B.","year":"2015","unstructured":"B. Liu Sparse convolutional neural networks . In CVPR , 2015 . B. Liu et al. Sparse convolutional neural networks. In CVPR, 2015."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2016.2572683"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080254"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1038\/nature14441"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5938211"},{"key":"e_1_3_2_1_19_1","volume-title":"Unsupervised representation learning with deep convolutional generative adversarial networks. arXiv:1511.06434","author":"Radford A.","year":"2015","unstructured":"A. Radford Unsupervised representation learning with deep convolutional generative adversarial networks. arXiv:1511.06434 , 2015 . A. Radford et al. Unsupervised representation learning with deep convolutional generative adversarial networks. arXiv:1511.06434, 2015."},{"key":"e_1_3_2_1_20_1","volume-title":"CICC","author":"J.","year":"2011","unstructured":"J. s. Seo et al. A 45nm cmos neuromorphic chip with a scalable architecture for learning in networks of spiking neurons . In CICC , 2011 . J. s. Seo et al. A 45nm cmos neuromorphic chip with a scalable architecture for learning in networks of spiking neurons. In CICC, 2011."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.12"},{"key":"e_1_3_2_1_22_1","volume-title":"Very deep convolutional networks for large-scale image recognition. arXiv:1409.1556","author":"Simonyan K.","year":"2014","unstructured":"K. Simonyan Very deep convolutional networks for large-scale image recognition. arXiv:1409.1556 , 2014 . K. Simonyan et al. Very deep convolutional networks for large-scale image recognition. arXiv:1409.1556, 2014."},{"key":"e_1_3_2_1_23_1","volume-title":"NIPS","author":"Wen W.","year":"2016","unstructured":"W. Wen Learning structured sparsity in deep neural networks . In NIPS , 2016 . W. Wen et al. Learning structured sparsity in deep neural networks. In NIPS, 2016."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080215"}],"event":{"name":"DAC '18: The 55th Annual Design Automation Conference 2018","location":"San Francisco California","acronym":"DAC '18","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE Council on Electronic Design Automation (CEDA)","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 55th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3195970.3196116","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3195970.3196116","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3195970.3196116","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:07:40Z","timestamp":1750212460000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3195970.3196116"}},"subtitle":["an efficient sparse neural network computation architecture based on resistive random-access memory"],"short-title":[],"issued":{"date-parts":[[2018,6,24]]},"references-count":24,"alternative-id":["10.1145\/3195970.3196116","10.1145\/3195970"],"URL":"https:\/\/doi.org\/10.1145\/3195970.3196116","relation":{},"subject":[],"published":{"date-parts":[[2018,6,24]]},"assertion":[{"value":"2018-06-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}