{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,13]],"date-time":"2026-05-13T05:18:13Z","timestamp":1778649493341,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,6,24]],"date-time":"2018-06-24T00:00:00Z","timestamp":1529798400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Air Force Office of Scientific Research","award":["FA9550-13-1-0110"],"award-info":[{"award-number":["FA9550-13-1-0110"]}]},{"name":"Semiconductor Research Corporation (SRC)"},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1252500, CCF-1302693"],"award-info":[{"award-number":["CCF-1252500, CCF-1302693"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,6,24]]},"DOI":"10.1145\/3195970.3196118","type":"proceedings-article","created":{"date-parts":[[2018,6,19]],"date-time":"2018-06-19T13:54:59Z","timestamp":1529416499000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":21,"title":["SOTERIA"],"prefix":"10.1145","author":[{"given":"Sai Vineel Reddy","family":"Chittamuru","sequence":"first","affiliation":[{"name":"Colorado State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ishan G","family":"Thakkar","sequence":"additional","affiliation":[{"name":"Colorado State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Varun","family":"Bhat","sequence":"additional","affiliation":[{"name":"Colorado State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sudeep","family":"Pasricha","sequence":"additional","affiliation":[{"name":"Colorado State University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,6,24]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"166","volume-title":"HLDVT","author":"Chakraborty R.","year":"2009","unstructured":"R. Chakraborty , S. Narasimhan , S. Bhunia , \"Hardware Trojan : Threats and emerging solutions,\" in Proc . HLDVT , pp. 166 -- 171 , Nov. 2009 . R. Chakraborty, S. Narasimhan, S. Bhunia, \"Hardware Trojan: Threats and emerging solutions,\" in Proc. HLDVT, pp. 166--171, Nov. 2009."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.7"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-33027-8_2"},{"key":"e_1_3_2_1_4_1","volume-title":"Proc. DAC","author":"Dally W. J.","year":"2001","unstructured":"W. J. Dally , B. Towles , \"Route packets, not wires,\" in Proc. DAC , 2001 . W. J. Dally, B. Towles, \"Route packets, not wires,\" in Proc. DAC, 2001."},{"issue":"7","key":"e_1_3_2_1_5_1","first-page":"1166","article-title":"Device requirements for optical interconnects to silicon chips","volume":"97","author":"Miller D. A. B.","year":"2009","unstructured":"D. A. B. Miller , \" Device requirements for optical interconnects to silicon chips ,\" in JPROC , 97 ( 7 ), pp. 1166 -- 1185 , 2009 . D. A. B. Miller, \"Device requirements for optical interconnects to silicon chips,\" in JPROC, 97(7), pp. 1166--1185, 2009.","journal-title":"JPROC"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2008.11"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3130218.3130226"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555808"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416626"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2016.12"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593144"},{"key":"e_1_3_2_1_12_1","first-page":"64","volume-title":"OIC","author":"Li C.","year":"2012","unstructured":"C. Li , optical broadcast for nanophotonic networks-on-chip,\" in Proc . OIC , pp. 64 -- 65 , 2012 . C. Li, et al., \"Energy-efficient optical broadcast for nanophotonic networks-on-chip,\" in Proc. OIC, pp. 64--65, 2012."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3060517"},{"key":"e_1_3_2_1_14_1","volume-title":"Ghent University","author":"Selvaraja S. K.","year":"2011","unstructured":"S. K. Selvaraja ., \"Wafer-Scale Fabrication Technology for Silicon Photonic Integrated Circuits,\" Ph D thesis , Ghent University , 2011 . S. K. Selvaraja., \"Wafer-Scale Fabrication Technology for Silicon Photonic Integrated Circuits,\" PhD thesis, Ghent University, 2011."},{"key":"e_1_3_2_1_15_1","volume-title":"Wavelength Locking and Thermally Stabilizing Microring Resonators Using Dithering Signals,\" in JLT, 32 (3)","author":"Padmaraju K.","year":"2013","unstructured":"K. Padmaraju , \" Wavelength Locking and Thermally Stabilizing Microring Resonators Using Dithering Signals,\" in JLT, 32 (3) , 2013 . K. Padmaraju et al., \"Wavelength Locking and Thermally Stabilizing Microring Resonators Using Dithering Signals,\" in JLT, 32 (3), 2013."},{"key":"e_1_3_2_1_16_1","volume-title":"ISVLSI","author":"Gebotys C. H.","year":"2003","unstructured":"C. H. Gebotys , framework for security on NoC technologies,\" in Proc . ISVLSI , Feb. 2003 . C. H. Gebotys, et al., \"A framework for security on NoC technologies,\" in Proc. ISVLSI, Feb. 2003."},{"key":"e_1_3_2_1_17_1","volume-title":"A Security Framework for NoC Using Authenticated Encryption and Session Keys,\" in CSSP","author":"Kapoor H. K.","year":"2013","unstructured":"H. K. Kapoor , , \" A Security Framework for NoC Using Authenticated Encryption and Session Keys,\" in CSSP , 2013 . H. K. Kapoor, et al., \"A Security Framework for NoC Using Authenticated Encryption and Session Keys,\" in CSSP, 2013."},{"key":"e_1_3_2_1_18_1","volume-title":"Proc. ISQED","author":"Chittamuru S. V. R.","year":"2016","unstructured":"S. V. R. Chittamuru , I. Thakkar , S. Pasricha , \"Process Variation Aware Crosstalk Mitigation for DWDM based Photonic NoC Architectures ,\" in Proc. ISQED , Mar. 2016 . S. V. R. Chittamuru, I. Thakkar, S. Pasricha, \"Process Variation Aware Crosstalk Mitigation for DWDM based Photonic NoC Architectures,\" in Proc. ISQED, Mar. 2016."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898063"},{"issue":"1","key":"e_1_3_2_1_20_1","first-page":"3","article-title":"Varius: A model of process variation and resulting timing errors for microarchitects","volume":"21","author":"Sarangi S.","year":"2008","unstructured":"S. Sarangi , \" Varius: A model of process variation and resulting timing errors for microarchitects ,\" IEEE TSM , 21 ( 1 ), pp. 3 -- 13 , 2008 . S. Sarangi et al., \"Varius: A model of process variation and resulting timing errors for microarchitects,\" IEEE TSM, 21(1), pp. 3--13, 2008.","journal-title":"IEEE TSM"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1364\/OE.15.010553"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.31"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_25_1","unstructured":"CACTI 6.5 http:\/\/www.hpl.hp.com\/research\/cacti\/  CACTI 6.5 http:\/\/www.hpl.hp.com\/research\/cacti\/"},{"key":"e_1_3_2_1_26_1","volume-title":"Proc. SLIP","author":"Chittamuru S. V. R.","year":"2017","unstructured":"S. V. R. Chittamuru , I. Thakkar , S. Pasricha , \"Analyzing Voltage Bias and Temperature Induced Aging Effects in Photonic Interconnects for Manycore Computing,\" in Proc. SLIP , June . 2017 . S. V. R. Chittamuru, I. Thakkar, S. Pasricha, \"Analyzing Voltage Bias and Temperature Induced Aging Effects in Photonic Interconnects for Manycore Computing,\" in Proc. SLIP, June. 2017."},{"key":"e_1_3_2_1_27_1","volume-title":"Runtime management of laser power in silicon-photonic multibus NoC architecture,\" in Proc","author":"Chen C.","year":"2013","unstructured":"C. Chen and A. Joshi , \" Runtime management of laser power in silicon-photonic multibus NoC architecture,\" in Proc . IEEE JQE , 2013 . C. Chen and A. Joshi, \"Runtime management of laser power in silicon-photonic multibus NoC architecture,\" in Proc. IEEE JQE, 2013."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2968456.2968468"},{"key":"e_1_3_2_1_29_1","volume-title":"Heterodyne Crosstalk Mitigation with Double Microring Resonators and Data Encoding for Photonic NoCs,\" in TVLSI, vo1. 26, no. 1","author":"Chittamuru S. V. R.","year":"2018","unstructured":"S. V. R. Chittamuru , I. Thakkar , S. Pasricha , \"HYDRA : Heterodyne Crosstalk Mitigation with Double Microring Resonators and Data Encoding for Photonic NoCs,\" in TVLSI, vo1. 26, no. 1 , 2018 . S. V. R. Chittamuru, I. Thakkar, S. Pasricha, \"HYDRA: Heterodyne Crosstalk Mitigation with Double Microring Resonators and Data Encoding for Photonic NoCs,\" in TVLSI, vo1. 26, no. 1, 2018."},{"key":"e_1_3_2_1_30_1","volume-title":"ASPDAC","author":"Dang D.","year":"2017","unstructured":"D. Dang , S. V. R. Chittamuru , R. Mahapatra , and S. Pasricha , \" Islands of Heaters: A Novel Thermal Management Framework for Photonic NoCs,\" in Proc . ASPDAC , Jan. 2017 . D. Dang, S. V. R. Chittamuru, R. Mahapatra, and S. Pasricha, \"Islands of Heaters: A Novel Thermal Management Framework for Photonic NoCs,\" in Proc. ASPDAC, Jan. 2017."}],"event":{"name":"DAC '18: The 55th Annual Design Automation Conference 2018","location":"San Francisco California","acronym":"DAC '18","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE Council on Electronic Design Automation (CEDA)","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 55th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3195970.3196118","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3195970.3196118","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3195970.3196118","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:07:40Z","timestamp":1750212460000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3195970.3196118"}},"subtitle":["exploiting process variations to enhance hardware security with photonic NoC architectures"],"short-title":[],"issued":{"date-parts":[[2018,6,24]]},"references-count":30,"alternative-id":["10.1145\/3195970.3196118","10.1145\/3195970"],"URL":"https:\/\/doi.org\/10.1145\/3195970.3196118","relation":{},"subject":[],"published":{"date-parts":[[2018,6,24]]},"assertion":[{"value":"2018-06-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}