{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T04:01:35Z","timestamp":1751774495641,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,6,24]],"date-time":"2018-06-24T00:00:00Z","timestamp":1529798400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,6,24]]},"DOI":"10.1145\/3195970.3196132","type":"proceedings-article","created":{"date-parts":[[2018,6,19]],"date-time":"2018-06-19T13:54:59Z","timestamp":1529416499000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["TRIG"],"prefix":"10.1145","author":[{"given":"Gage","family":"Hills","sequence":"first","affiliation":[{"name":"Stanford University"}]},{"given":"Daniel","family":"Bankman","sequence":"additional","affiliation":[{"name":"Stanford University"}]},{"given":"Bert","family":"Moons","sequence":"additional","affiliation":[{"name":"Katholieke Universiteit Leuven"}]},{"given":"Lita","family":"Yang","sequence":"additional","affiliation":[{"name":"Stanford University"}]},{"given":"Jake","family":"Hillard","sequence":"additional","affiliation":[{"name":"Stanford University"}]},{"given":"Alex","family":"Kahng","sequence":"additional","affiliation":[{"name":"Harvard University"}]},{"given":"Rebecca","family":"Park","sequence":"additional","affiliation":[{"name":"Stanford University"}]},{"given":"Marian","family":"Verhelst","sequence":"additional","affiliation":[{"name":"Katholieke Universiteit Leuven"}]},{"given":"Boris","family":"Murmann","sequence":"additional","affiliation":[{"name":"Stanford University"}]},{"given":"Max M.","family":"Shulaker","sequence":"additional","affiliation":[{"name":"Massachusetts Institute of Technology"}]},{"given":"H.-S. Philip","family":"Wong","sequence":"additional","affiliation":[{"name":"Stanford University"}]},{"given":"Subhasish","family":"Mitra","sequence":"additional","affiliation":[{"name":"Stanford University"}]}],"member":"320","published-online":{"date-parts":[[2018,6,24]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1109\/MC.2015.376"},{"key":"e_1_3_2_1_2_1","first-page":"222","article-title":"An Always-On 3.8μJ\/86% CIFAR-10 Mixed-Signal Binary CNN Processor with All Memory on Chip in 28nm CMOS","author":"Bankman","year":"2018","unstructured":"Bankman , et al. , \" An Always-On 3.8μJ\/86% CIFAR-10 Mixed-Signal Binary CNN Processor with All Memory on Chip in 28nm CMOS ,\" ISSCC , pp. 222 -- 224 , 2018 . Bankman, et al., \"An Always-On 3.8μJ\/86% CIFAR-10 Mixed-Signal Binary CNN Processor with All Memory on Chip in 28nm CMOS,\" ISSCC, pp. 222--224, 2018.","journal-title":"ISSCC"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1016\/j.mejo.2016.04.006"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1038\/nnano.2012.257"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1109\/JSSC.2017.2749425"},{"unstructured":"Courbariaux M. etal \"Binarized neural networks: Training deep neural networks with weights and activations constrained to +1 or -1 \" arXiv preprint arXiv:1602.02830. Courbariaux M. et al . \"Binarized neural networks: Training deep neural networks with weights and activations constrained to +1 or -1 \" arXiv preprint arXiv:1602.02830 .","key":"e_1_3_2_1_6_1"},{"key":"e_1_3_2_1_7_1","first-page":"28","article-title":"Extreme Scaling enabled by 5 Tracks Cells: Holistic design-device co-optimization for FinFETs and Lateral Nanowires","author":"Garcia Bardon M.","year":"2016","unstructured":"Garcia Bardon , M. , , \" Extreme Scaling enabled by 5 Tracks Cells: Holistic design-device co-optimization for FinFETs and Lateral Nanowires ,\" IEEE IEDM , p. 28 -- 22 , 2016 . Garcia Bardon, M., et al., \"Extreme Scaling enabled by 5 Tracks Cells: Holistic design-device co-optimization for FinFETs and Lateral Nanowires,\" IEEE IEDM, p. 28--2, 2016.","journal-title":"IEEE IEDM"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1109\/4.535411"},{"key":"e_1_3_2_1_9_1","first-page":"770","volume-title":"on computer vision and pattern recognition","author":"He K.","year":"2016","unstructured":"He , K. , Deep residual learning for image recognition,\" Conf . on computer vision and pattern recognition , pp. 770 -- 778 . 2016 . He, K., et al., \"Deep residual learning for image recognition,\" Conf. on computer vision and pattern recognition, pp. 770--778. 2016."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1145\/313817.313834"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1109\/TCAD.2015.2415492"},{"key":"e_1_3_2_1_12_1","first-page":"1097","article-title":"Imagenet classification with deep convolutional neural networks","author":"Krizhevsky A.","year":"2012","unstructured":"Krizhevsky , A. , , \" Imagenet classification with deep convolutional neural networks ,\" NIPS , pp. 1097 -- 1105 , 2012 Krizhevsky, A., et al., \"Imagenet classification with deep convolutional neural networks,\" NIPS, pp. 1097--1105, 2012","journal-title":"NIPS"},{"unstructured":"Nanosystem Design Kit: http:\/\/www.nanohub.org\/groups\/nanosystems. Nanosystem Design Kit: http:\/\/www.nanohub.org\/groups\/nanosystems.","key":"e_1_3_2_1_13_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1145\/3125502.3125531"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.1109\/TED.2015.2457453"},{"key":"e_1_3_2_1_16_1","first-page":"28","article-title":"32-bit Processor core at 5-nm technology: Analysis of transistor and interconnect impact on VLSI system performance","author":"Lee C.-S.","year":"2016","unstructured":"Lee , C.-S. , , \" 32-bit Processor core at 5-nm technology: Analysis of transistor and interconnect impact on VLSI system performance ,\" IEEE IEDM , p. 28 -- 23 , 2016 . Lee, C.-S., et al., \"32-bit Processor core at 5-nm technology: Analysis of transistor and interconnect impact on VLSI system performance,\" IEEE IEDM, p. 28--3, 2016.","journal-title":"IEEE IEDM"},{"key":"e_1_3_2_1_17_1","volume-title":"A 0.3-2.6 TOPS\/W precision-scalable processor for real-time large-scale ConvNets,\" VLSI Circuits","author":"Moons B.","year":"2016","unstructured":"Moons , B. , and Verhelst , M. , \" A 0.3-2.6 TOPS\/W precision-scalable processor for real-time large-scale ConvNets,\" VLSI Circuits , 2016 . Moons, B., and Verhelst, M., \"A 0.3-2.6 TOPS\/W precision-scalable processor for real-time large-scale ConvNets,\" VLSI Circuits, 2016."},{"key":"e_1_3_2_1_18_1","volume-title":"An Always-On Energy-Accuracy-Scalable Binary CNN Processor With All Memory On Chip In 28nm CMOS,\" IEEE Custom Integrated Circuits Conference (CICC)","author":"Moons B.","year":"2018","unstructured":"Moons , B. , BinarEye : An Always-On Energy-Accuracy-Scalable Binary CNN Processor With All Memory On Chip In 28nm CMOS,\" IEEE Custom Integrated Circuits Conference (CICC) , 2018 , in press. Moons, B., et al., \"BinarEye: An Always-On Energy-Accuracy-Scalable Binary CNN Processor With All Memory On Chip In 28nm CMOS,\" IEEE Custom Integrated Circuits Conference (CICC), 2018, in press."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.1126\/science.aaj1628"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_20_1","DOI":"10.1137\/S0036144595295272"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_21_1","DOI":"10.1109\/TVLSI.2006.874359"},{"doi-asserted-by":"crossref","unstructured":"Shulaker M. M. etal \"High-performance carbon nanotube field-effect transistors \" IEEE IEDM pp. 33.6.1-33.6.4 2014 Shulaker M. M. et al. \"High-performance carbon nanotube field-effect transistors \" IEEE IEDM pp. 33.6.1-33.6.4 2014","key":"e_1_3_2_1_22_1","DOI":"10.1109\/IEDM.2014.7047164"},{"doi-asserted-by":"crossref","unstructured":"Shulaker M. M. etal \"Efficient metallic carbon nanotube removal for highly-scaled technologies \" IEEE IEDM pp. 32.4.1-32.4.4 2015. Shulaker M. M. et al . \"Efficient metallic carbon nanotube removal for highly-scaled technologies \" IEEE IEDM pp. 32.4.1-32.4.4 2015.","key":"e_1_3_2_1_23_1","DOI":"10.1109\/IEDM.2015.7409815"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_24_1","DOI":"10.1038\/nature22994"},{"key":"e_1_3_2_1_25_1","first-page":"5285","article-title":"Enabling system-level platform resilience through embedded data-driven inference capabilities in electronic devices","author":"Verma N.","year":"2012","unstructured":"Verma , N. , , \" Enabling system-level platform resilience through embedded data-driven inference capabilities in electronic devices ,\" Acoustics, Speech & Signal Processing (ICASSP) , pp. 5285 -- 5288 , 2012 . Verma, N., et al., \"Enabling system-level platform resilience through embedded data-driven inference capabilities in electronic devices,\" Acoustics, Speech & Signal Processing (ICASSP), pp. 5285--5288, 2012.","journal-title":"Acoustics, Speech & Signal Processing (ICASSP)"},{"key":"e_1_3_2_1_26_1","first-page":"492","article-title":"Brain-inspired computing exploiting carbon nanotube FETs and resistive RAM: Hyperdimensional computing case study","author":"Wu T.","year":"2018","unstructured":"Wu , T. , , \" Brain-inspired computing exploiting carbon nanotube FETs and resistive RAM: Hyperdimensional computing case study ,\" ISSCC , pp. 492 -- 494 , 2018 . Wu, T., et al., \"Brain-inspired computing exploiting carbon nanotube FETs and resistive RAM: Hyperdimensional computing case study,\" ISSCC, pp. 492--494, 2018.","journal-title":"ISSCC"},{"doi-asserted-by":"crossref","unstructured":"Yang L. etal \"Bit Error Tolerance of a CIFAR-10 Binarized Convolutional Neural Network Processor \" ISCAS 2018 in press. Yang L. et al. \"Bit Error Tolerance of a CIFAR-10 Binarized Convolutional Neural Network Processor \" ISCAS 2018 in press .","key":"e_1_3_2_1_27_1","DOI":"10.1109\/ISCAS.2018.8351255"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_28_1","DOI":"10.1109\/TCAD.2011.2121010"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_29_1","DOI":"10.1109\/TCAD.2012.2187527"}],"event":{"sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE Council on Electronic Design Automation (CEDA)","SIGBED ACM Special Interest Group on Embedded Systems"],"acronym":"DAC '18","name":"DAC '18: The 55th Annual Design Automation Conference 2018","location":"San Francisco California"},"container-title":["Proceedings of the 55th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3195970.3196132","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3195970.3196132","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,5]],"date-time":"2025-07-05T06:10:29Z","timestamp":1751695829000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3195970.3196132"}},"subtitle":["hardware accelerator for inference-based applications and experimental demonstration using carbon nanotube FETs"],"short-title":[],"issued":{"date-parts":[[2018,6,24]]},"references-count":29,"alternative-id":["10.1145\/3195970.3196132","10.1145\/3195970"],"URL":"https:\/\/doi.org\/10.1145\/3195970.3196132","relation":{},"subject":[],"published":{"date-parts":[[2018,6,24]]},"assertion":[{"value":"2018-06-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}