{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:34:05Z","timestamp":1750221245949,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,6,24]],"date-time":"2018-06-24T00:00:00Z","timestamp":1529798400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,6,24]]},"DOI":"10.1145\/3195970.3199846","type":"proceedings-article","created":{"date-parts":[[2018,6,19]],"date-time":"2018-06-19T13:54:59Z","timestamp":1529416499000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["A modular digital VLSI flow for high-productivity SoC design"],"prefix":"10.1145","author":[{"given":"Brucek","family":"Khailany","sequence":"first","affiliation":[{"name":"NVIDIA"}]},{"given":"Evgeni","family":"Khmer","sequence":"additional","affiliation":[{"name":"NVIDIA"}]},{"given":"Rangharajan","family":"Venkatesan","sequence":"additional","affiliation":[{"name":"NVIDIA"}]},{"given":"Jason","family":"Clemons","sequence":"additional","affiliation":[{"name":"NVIDIA"}]},{"given":"Joel S.","family":"Emer","sequence":"additional","affiliation":[{"name":"NVIDIA and Massachusetts Institute of Technology"}]},{"given":"Matthew","family":"Fojtik","sequence":"additional","affiliation":[{"name":"NVIDIA"}]},{"given":"Alicia","family":"Klinefelter","sequence":"additional","affiliation":[{"name":"NVIDIA"}]},{"given":"Michael","family":"Pellauer","sequence":"additional","affiliation":[{"name":"NVIDIA"}]},{"given":"Nathaniel","family":"Pinckney","sequence":"additional","affiliation":[{"name":"NVIDIA"}]},{"given":"Yakun Sophia","family":"Shao","sequence":"additional","affiliation":[{"name":"NVIDIA"}]},{"given":"Shreesha","family":"Srinath","sequence":"additional","affiliation":[{"name":"Cornell University"}]},{"given":"Christopher","family":"Torng","sequence":"additional","affiliation":[{"name":"Cornell University"}]},{"given":"Sam (Likun)","family":"Xi","sequence":"additional","affiliation":[{"name":"Harvard University"}]},{"given":"Yanqing","family":"Zhang","sequence":"additional","affiliation":[{"name":"NVIDIA"}]},{"given":"Brian","family":"Zimmer","sequence":"additional","affiliation":[{"name":"NVIDIA"}]}],"member":"320","published-online":{"date-parts":[[2018,6,24]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"AMBA ARM. 2010. Axi protocol specification (rev 2.0). (2010).  AMBA ARM. 2010. Axi protocol specification (rev 2.0). (2010)."},{"key":"e_1_3_2_1_2_1","volume-title":"Technical Report UCB\/EECS-2016-17. University of California at Berkeley.","author":"Asanovic K.","year":"2016","unstructured":"K. Asanovic , R. Avizienis , J. Bachrach , S. Beamer , D. Biancolin , C. Celio , H. Cook , D. Dabbelt , J. Hauser , A. Izraelevitz , S. Karandikar , B. Keller , D. Kim , and J. Koenig . 2016 . The Rocket Chip Generator . Technical Report UCB\/EECS-2016-17. University of California at Berkeley. K. Asanovic, R. Avizienis, J. Bachrach, S. Beamer, D. Biancolin, C. Celio, H. Cook, D. Dabbelt, J. Hauser, A. Izraelevitz, S. Karandikar, B. Keller, D. Kim, and J. Koenig. 2016. The Rocket Chip Generator. Technical Report UCB\/EECS-2016-17. University of California at Berkeley."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"volume-title":"DAC'99","author":"Carloni L.P.","key":"e_1_3_2_1_4_1","unstructured":"L.P. Carloni , K.L. McMillan , A. Saldanha , and A.L. Sangiovanni-Vincentelli . 1999. A methodology for correct-by-construction latency insensitive design . In DAC'99 . 309--315. L.P. Carloni, K.L. McMillan, A. Saldanha, and A.L. Sangiovanni-Vincentelli. 1999. A methodology for correct-by-construction latency insensitive design. In DAC'99. 309--315."},{"volume-title":"Proceedings of the International Solid State Circuits Conference. 262--263","author":"Chen Y.-H.","key":"e_1_3_2_1_5_1","unstructured":"Y.-H. Chen , T. Krishna , J. Emer , and V. Sze . 2016. Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks . In Proceedings of the International Solid State Circuits Conference. 262--263 . Y.-H. Chen, T. Krishna, J. Emer, and V. Sze. 2016. Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks. In Proceedings of the International Solid State Circuits Conference. 262--263."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145725"},{"volume-title":"Modeling and Analysis of Power Supply Noise Tolerance with Fine-grained GALS Adaptive Clocks. In IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC).","author":"Kamakshi D.A.","key":"e_1_3_2_1_7_1","unstructured":"D.A. Kamakshi , M. Fojtik , B. Khailany , S. Kudva , Y. Zhou , and B. Calhoun . 2016 . Modeling and Analysis of Power Supply Noise Tolerance with Fine-grained GALS Adaptive Clocks. In IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC). D.A. Kamakshi, M. Fojtik, B. Khailany, S. Kudva, Y. Zhou, and B. Calhoun. 2016. Modeling and Analysis of Power Supply Noise Tolerance with Fine-grained GALS Adaptive Clocks. In IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)."},{"volume-title":"IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC). 1--8.","author":"Keller B.","key":"e_1_3_2_1_8_1","unstructured":"B. Keller , M. Fojtik , and B. Khailany . 2015. A Pausible Bisynchronous FIFO for GALS Systems . In IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC). 1--8. B. Keller, M. Fojtik, and B. Khailany. 2015. A Pausible Bisynchronous FIFO for GALS Systems. In IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC). 1--8."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.50"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.52214"},{"key":"e_1_3_2_1_11_1","volume-title":"Example: The Next-generation Language for Electronic System Design. Bluespec.","author":"Nikhil R.S.","year":"2010","unstructured":"R.S. Nikhil and K.R. Czeck . 2010 . BSV by Example: The Next-generation Language for Electronic System Design. Bluespec. R.S. Nikhil and K.R. Czeck. 2010. BSV by Example: The Next-generation Language for Electronic System Design. Bluespec."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3126566"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228472"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898030"}],"event":{"name":"DAC '18: The 55th Annual Design Automation Conference 2018","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE Council on Electronic Design Automation (CEDA)","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"San Francisco California","acronym":"DAC '18"},"container-title":["Proceedings of the 55th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3195970.3199846","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3195970.3199846","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:07:40Z","timestamp":1750212460000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3195970.3199846"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6,24]]},"references-count":14,"alternative-id":["10.1145\/3195970.3199846","10.1145\/3195970"],"URL":"https:\/\/doi.org\/10.1145\/3195970.3199846","relation":{},"subject":[],"published":{"date-parts":[[2018,6,24]]},"assertion":[{"value":"2018-06-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}