{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,14]],"date-time":"2025-12-14T16:11:07Z","timestamp":1765728667762,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,5,29]],"date-time":"2018-05-29T00:00:00Z","timestamp":1527552000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1566444,1750809"],"award-info":[{"award-number":["1566444,1750809"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,5,29]]},"DOI":"10.1145\/3196494.3196501","type":"proceedings-article","created":{"date-parts":[[2018,5,31]],"date-time":"2018-05-31T13:18:28Z","timestamp":1527772708000},"page":"601-608","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":24,"title":["Leveraging Hardware Transactional Memory for Cache Side-Channel Defenses"],"prefix":"10.1145","author":[{"given":"Sanchuan","family":"Chen","sequence":"first","affiliation":[{"name":"Ohio State University, Columbus, OH, USA"}]},{"given":"Fangfei","family":"Liu","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR, USA"}]},{"given":"Zeyu","family":"Mi","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University, Shanghai, China"}]},{"given":"Yinqian","family":"Zhang","sequence":"additional","affiliation":[{"name":"Ohio State University, Columbus, OH, USA"}]},{"given":"Ruby B.","family":"Lee","sequence":"additional","affiliation":[{"name":"Princeton University, Princeton, NJ, USA"}]},{"given":"Haibo","family":"Chen","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University, Shanghai, China"}]},{"given":"XiaoFeng","family":"Wang","sequence":"additional","affiliation":[{"name":"Indiana University at Bloomington, Bloomington, IN, USA"}]}],"member":"320","published-online":{"date-parts":[[2018,5,29]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Thomas Eisenbarth, and Berk Sunar.","author":"Apecechea Gorka Irazoqui","year":"2014","unstructured":"Gorka Irazoqui Apecechea , Mehmet Sinan Inci , Thomas Eisenbarth, and Berk Sunar. 2014 . Fine grain Cross-VM attacks on Xen and VMware are possible! Cryptology ePrint Archive . Gorka Irazoqui Apecechea, Mehmet Sinan Inci, Thomas Eisenbarth, and Berk Sunar. 2014. Fine grain Cross-VM attacks on Xen and VMware are possible! Cryptology ePrint Archive."},{"key":"e_1_3_2_1_2_1","unstructured":"Daniel J. Bernstein. 200"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1007\/11894063_16"},{"key":"e_1_3_2_1_4_1","volume-title":"Combined Volumes: 1, 2A, 2B, 2C, 3A, 3B and 3C.","author":"Intel Corporation","year":"2014","unstructured":"Intel Corporation . 2014. Intel 64 and IA-32 Architectures Software Developer's Manual , Combined Volumes: 1, 2A, 2B, 2C, 3A, 3B and 3C. ( 2014 ). Intel Corporation. 2014. Intel 64 and IA-32 Architectures Software Developer's Manual, Combined Volumes: 1, 2A, 2B, 2C, 3A, 3B and 3C. (2014)."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"Stephen Crane Andrei Homescu Stefan Brunthaler Per Larsen and Michael Franz. 2015. Thwarting cache side-channel attacks through dynamic software diversity ISOC Network and Distributed System Security Symposium.  Stephen Crane Andrei Homescu Stefan Brunthaler Per Larsen and Michael Franz. 2015. Thwarting cache side-channel attacks through dynamic software diversity ISOC Network and Distributed System Security Symposium.","DOI":"10.14722\/ndss.2015.23264"},{"key":"e_1_3_2_1_6_1","unstructured":"The Apache Software Foundation. 2017. ApacheBench: Apache HTTP server benchmarking tool. (2017).  The Apache Software Foundation. 2017. ApacheBench: Apache HTTP server benchmarking tool. (2017)."},{"volume-title":"Strong and Efficient Cache Side-Channel Protection using Hardware Transactional Memory 26th USENIX Security Symposium","author":"Gruss Daniel","key":"e_1_3_2_1_7_1","unstructured":"Daniel Gruss , Julian Lettner , Felix Schuster , Olya Ohrimenko , Istvan Haller , and Manuel Costa . 2017. Strong and Efficient Cache Side-Channel Protection using Hardware Transactional Memory 26th USENIX Security Symposium . Daniel Gruss, Julian Lettner, Felix Schuster, Olya Ohrimenko, Istvan Haller, and Manuel Costa. 2017. Strong and Efficient Cache Side-Channel Protection using Hardware Transactional Memory 26th USENIX Security Symposium."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2011.22"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.42"},{"key":"e_1_3_2_1_10_1","volume-title":"STEALTHMEM: System-level protection against cache-based side channel attacks in the cloud 21st USENIX Security Symposium.","author":"Kim Taesoo","year":"2012","unstructured":"Taesoo Kim , Marcus Peinado , and Gloria Mainar-Ruiz . 2012 . STEALTHMEM: System-level protection against cache-based side channel attacks in the cloud 21st USENIX Security Symposium. Taesoo Kim, Marcus Peinado, and Gloria Mainar-Ruiz. 2012. STEALTHMEM: System-level protection against cache-based side channel attacks in the cloud 21st USENIX Security Symposium."},{"key":"e_1_3_2_1_11_1","volume-title":"Lee","author":"Liu Fangfei","year":"2016","unstructured":"Fangfei Liu , Qian Ge , Yuval Yarom , Frank Mckeen , Carlos Rozas , Gernot Heiser , and Ruby B . Lee . 2016 . CATalyst: Defeating last-level cache side channel attacks in cloud computing 22nd IEEE Symposium on High Performance Computer Architecture . Fangfei Liu, Qian Ge, Yuval Yarom, Frank Mckeen, Carlos Rozas, Gernot Heiser, and Ruby B. Lee. 2016. CATalyst: Defeating last-level cache side channel attacks in cloud computing 22nd IEEE Symposium on High Performance Computer Architecture."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.43"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835951"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1007\/11734727_14"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/306225.306235"}],"event":{"name":"ASIA CCS '18: ACM Asia Conference on Computer and Communications Security","sponsor":["SIGSAC ACM Special Interest Group on Security, Audit, and Control"],"location":"Incheon Republic of Korea","acronym":"ASIA CCS '18"},"container-title":["Proceedings of the 2018 on Asia Conference on Computer and Communications Security"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3196494.3196501","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3196494.3196501","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3196494.3196501","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:39:05Z","timestamp":1750210745000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3196494.3196501"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5,29]]},"references-count":15,"alternative-id":["10.1145\/3196494.3196501","10.1145\/3196494"],"URL":"https:\/\/doi.org\/10.1145\/3196494.3196501","relation":{},"subject":[],"published":{"date-parts":[[2018,5,29]]},"assertion":[{"value":"2018-05-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}