{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T14:29:58Z","timestamp":1774448998811,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":37,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,5,29]],"date-time":"2018-05-29T00:00:00Z","timestamp":1527552000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,5,29]]},"DOI":"10.1145\/3196494.3196518","type":"proceedings-article","created":{"date-parts":[[2018,5,31]],"date-time":"2018-05-31T13:18:28Z","timestamp":1527772708000},"page":"15-27","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":69,"title":["Leaky Wires"],"prefix":"10.1145","author":[{"given":"Ilias","family":"Giechaskiel","sequence":"first","affiliation":[{"name":"University of Oxford, Oxford, United Kingdom"}]},{"given":"Kasper B.","family":"Rasmussen","sequence":"additional","affiliation":[{"name":"University of Oxford, Oxford, United Kingdom"}]},{"given":"Ken","family":"Eguro","sequence":"additional","affiliation":[{"name":"Microsoft Research, Redmond, WA, USA"}]}],"member":"320","published-online":{"date-parts":[[2018,5,29]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2008.14"},{"key":"e_1_3_2_1_2_1","volume-title":"Interconnect Capacitance Estimation for FPGAs. Asia and South Pacific Design Automation Conference (ASP-DAC).","author":"Jason","unstructured":"Jason H. Anderson and Farid N. Najm. 2004 . Interconnect Capacitance Estimation for FPGAs. Asia and South Pacific Design Automation Conference (ASP-DAC). Jason H. Anderson and Farid N. Najm. 2004. Interconnect Capacitance Estimation for FPGAs. Asia and South Pacific Design Automation Conference (ASP-DAC)."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"J. Bauer S. Schinzel F. Freiling and A. Dewald. 2016. Information leakage behind the curtain: Abusing anti-EMI features for covert communication Hardware Oriented Security and Trust (HOST).  J. Bauer S. Schinzel F. Freiling and A. Dewald. 2016. Information leakage behind the curtain: Abusing anti-EMI features for covert communication Hardware Oriented Security and Trust (HOST).","DOI":"10.1109\/HST.2016.7495570"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-29912-4_12"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"G. T. Becker M. Kasper A. Moradi and C. Paar. 2010. Side-channel based watermarks for integrated circuits Hardware-Oriented Security and Trust (HOST).  G. T. Becker M. Kasper A. Moradi and C. Paar. 2010. Side-channel based watermarks for integrated circuits Hardware-Oriented Security and Trust (HOST).","DOI":"10.1109\/HST.2010.5513117"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"Eduardo Boemo and Sergio L\u00f3pez-Buedo. 1997. Thermal monitoring on FPGAs using ring-oscillators Field-Programmable Logic and Applications (FPL).   Eduardo Boemo and Sergio L\u00f3pez-Buedo. 1997. Thermal monitoring on FPGAs using ring-oscillators Field-Programmable Logic and Applications (FPL).","DOI":"10.1007\/3-540-63465-7_212"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2013.2247460"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"M. Gag T. Wegner A. Waschki and D. Timmermann. 2012. Temperature and on-chip crosstalk measurement using ring oscillators in FPGA Design and Diagnostics of Electronic Circuits Systems (DDECS).  M. Gag T. Wegner A. Waschki and D. Timmermann. 2012. Temperature and on-chip crosstalk measurement using ring oscillators in FPGA Design and Diagnostics of Electronic Circuits Systems (DDECS).","DOI":"10.1109\/DDECS.2012.6219057"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.766813"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.166"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"T. Iakymchuk M. Nikodem and K. Kepa. 2011. Temperature-based covert channel in FPGA systems Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC).  T. Iakymchuk M. Nikodem and K. Kepa. 2011. Temperature-based covert channel in FPGA systems Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC).","DOI":"10.1109\/ReCoSoC.2011.5981510"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-015-5504-x"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.36"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967054"},{"key":"e_1_3_2_1_15_1","unstructured":"Christopher Lavin Brent Nelson and Brad Hutchings. 2013. Impact of hard macro size on FPGA clock rate and place\/route time Field Programmable Logic and Applications (FPL).  Christopher Lavin Brent Nelson and Brad Hutchings. 2013. Impact of hard macro size on FPGA clock rate and place\/route time Field Programmable Logic and Applications (FPL)."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.90"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.17"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"M. Lecomte J. J. A. Fournier and P. Maurine. 2015. Thoroughly analyzing the use of ring oscillators for on-chip hardware trojan detection ReConFigurable Computing and FPGAs (ReConFig).  M. Lecomte J. J. A. Fournier and P. Maurine. 2015. Thoroughly analyzing the use of ring oscillators for on-chip hardware trojan detection ReConFigurable Computing and FPGAs (ReConFig).","DOI":"10.1109\/ReConFig.2015.7393363"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04138-9_27"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"A. Maiti J. Casarona L. McHale and P. Schaumont. 2010. A large scale characterization of RO-PUF. In Hardware-Oriented Security and Trust (HOST).  A. Maiti J. Casarona L. McHale and P. Schaumont. 2010. A large scale characterization of RO-PUF. In Hardware-Oriented Security and Trust (HOST).","DOI":"10.1109\/HST.2010.5513108"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04138-9_23"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1873548.1873557"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-44709-3_31"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.776069"},{"key":"e_1_3_2_1_25_1","unstructured":"Ettus Research. 2017 a. N200\/N210. https:\/\/kb.ettus.com\/N200\/N210. (2017). Accessed: 2017-05--17.  Ettus Research. 2017 a. N200\/N210. https:\/\/kb.ettus.com\/N200\/N210. (2017). Accessed: 2017-05--17."},{"key":"e_1_3_2_1_26_1","unstructured":"Ettus Research. 2017 b. The USRP Hardware Driver FPGA Repository. https:\/\/github.com\/EttusResearch\/fpga. (2017). Accessed: 2017-05--17.  Ettus Research. 2017 b. The USRP Hardware Driver FPGA Repository. https:\/\/github.com\/EttusResearch\/fpga. (2017). Accessed: 2017-05--17."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"crossref","unstructured":"P. Samarin K. Lemke-Rust and C. Paar. 2016. IP core protection using voltage-controlled side-channel receivers Hardware Oriented Security and Trust (HOST).  P. Samarin K. Lemke-Rust and C. Paar. 2016. IP core protection using voltage-controlled side-channel receivers Hardware Oriented Security and Trust (HOST).","DOI":"10.1109\/HST.2016.7495585"},{"key":"e_1_3_2_1_28_1","volume-title":"Patterson","author":"Shila Devu Manikantan","year":"2015","unstructured":"Devu Manikantan Shila , Vivek Venugopalan , and Cameron D . Patterson . 2015 . Unraveling the Security Puzzle : A Distributed Framework to Build Trust in FPGAs Network and System Security (NSS) . Devu Manikantan Shila, Vivek Venugopalan, and Cameron D. Patterson. 2015. Unraveling the Security Puzzle: A Distributed Framework to Build Trust in FPGAs Network and System Security (NSS)."},{"key":"e_1_3_2_1_29_1","unstructured":"J.R. Smith and S.T. Ventrone. 2011. Multi-processor chip with shared fpga execution unit and a design structure thereof. (Dec. 15. 2011). https:\/\/www.google.co.uk\/patents\/US20110307661 US Patent App. 12\/796 990.  J.R. Smith and S.T. Ventrone. 2011. Multi-processor chip with shared fpga execution unit and a design structure thereof. (Dec. 15. 2011). https:\/\/www.google.co.uk\/patents\/US20110307661 US Patent App. 12\/796 990."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/343647.343841"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950462"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.7"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-85053-3_11"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360292"},{"key":"e_1_3_2_1_35_1","volume-title":"RON: An on-chip ring oscillator network for hardware Trojan detection Design, Automation and Test in Europe (DATE).","author":"Zhang X.","year":"2011","unstructured":"X. Zhang and M. Tehranipoor . 2011 . RON: An on-chip ring oscillator network for hardware Trojan detection Design, Automation and Test in Europe (DATE). X. Zhang and M. Tehranipoor. 2011. RON: An on-chip ring oscillator network for hardware Trojan detection Design, Automation and Test in Europe (DATE)."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2133352.2133353"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.43"}],"event":{"name":"ASIA CCS '18: ACM Asia Conference on Computer and Communications Security","location":"Incheon Republic of Korea","acronym":"ASIA CCS '18","sponsor":["SIGSAC ACM Special Interest Group on Security, Audit, and Control"]},"container-title":["Proceedings of the 2018 on Asia Conference on Computer and Communications Security"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3196494.3196518","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3196494.3196518","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:39Z","timestamp":1750208919000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3196494.3196518"}},"subtitle":["Information Leakage and Covert Communication Between FPGA Long Wires"],"short-title":[],"issued":{"date-parts":[[2018,5,29]]},"references-count":37,"alternative-id":["10.1145\/3196494.3196518","10.1145\/3196494"],"URL":"https:\/\/doi.org\/10.1145\/3196494.3196518","relation":{},"subject":[],"published":{"date-parts":[[2018,5,29]]},"assertion":[{"value":"2018-05-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}