{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,11]],"date-time":"2026-06-11T16:17:01Z","timestamp":1781194621660,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":38,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,5,8]],"date-time":"2018-05-08T00:00:00Z","timestamp":1525737600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"US National Science Foundation","award":["CNS-1643351"],"award-info":[{"award-number":["CNS-1643351"]}]},{"name":"Intel","award":["Intel Strategic Research Alliance Funding"],"award-info":[{"award-number":["Intel Strategic Research Alliance Funding"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,5,8]]},"DOI":"10.1145\/3203217.3203233","type":"proceedings-article","created":{"date-parts":[[2018,7,26]],"date-time":"2018-07-26T07:58:06Z","timestamp":1532591886000},"page":"69-77","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":33,"title":["An FPGA framework for edge-centric graph processing"],"prefix":"10.1145","author":[{"given":"Shijie","family":"Zhou","sequence":"first","affiliation":[{"name":"University of Southern California"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rajgopal","family":"Kannan","sequence":"additional","affiliation":[{"name":"US Army Research Lab"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hanqing","family":"Zeng","sequence":"additional","affiliation":[{"name":"University of Southern California"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Viktor K.","family":"Prasanna","sequence":"additional","affiliation":[{"name":"University of Southern California"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2018,5,8]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1807167.1807184"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/2387880.2387884"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2517349.2522740"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/2387880.2387883"},{"key":"e_1_3_2_1_5_1","first-page":"409","volume-title":"NXgraph: An Efficient Graph Processing System on a Single Machine,\" in Proc. of International Conference on Data Engineering (ICDE)","author":"Chi Y.","year":"2016","unstructured":"Y. Chi, G. Dai, Y. Wang, G. Sun, G. Li, and H. Yang, \"NXgraph: An Efficient Graph Processing System on a Single Machine,\" in Proc. of International Conference on Data Engineering (ICDE), pp.409--420, 2016."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.14778\/2809974.2809983"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195707"},{"key":"e_1_3_2_1_8_1","first-page":"103","volume-title":"High-throughput and Energy-efficient Graph Processing on FPGA,\" in Proc. of International Symposium on Field-Programmable Custom Computing Machines (FCCM)","author":"Zhou S.","year":"2016","unstructured":"S. Zhou, C. Chelmis, and V. K. Prasanna, \"High-throughput and Energy-efficient Graph Processing on FPGA,\" in Proc. of International Symposium on Field-Programmable Custom Computing Machines (FCCM), pp. 103--110, 2016."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847339"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380769"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2015.130"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/2650280.2650344"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2019583.2019584"},{"key":"e_1_3_2_1_14_1","volume-title":"Optimizing Memory Performance for FPGA Implementation of PageRank,\" in Proc. of International Conference on ReConFigurable Computing and FPGAs (ReConFig)","author":"Zhou S.","year":"2015","unstructured":"S. Zhou, C. Chelmis, and V. K. Prasanna, \"Optimizing Memory Performance for FPGA Implementation of PageRank,\" in Proc. of International Conference on ReConFigurable Computing and FPGAs (ReConFig), 2015."},{"key":"e_1_3_2_1_15_1","volume-title":"Proc. of Field Programmable Logic and Applications (FPL)","author":"Giefers H.","year":"2016","unstructured":"H. Giefers, P. Staar, R. Polig, \"Energy-Efficient Stochastic Matrix Function Estimator for Graph Analytics on FPGA,\" in Proc. of Field Programmable Logic and Applications (FPL), 2016."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021737"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2012.30"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2014.30"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174245"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174260"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/2650280.2650336"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021739"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847337"},{"key":"e_1_3_2_1_24_1","volume-title":"Proc. of IEEE High Performance Extreme Computing Conference (HPEC)","author":"Kuppannagari S.","year":"2014","unstructured":"S. Kuppannagari, R. Chen, A. Sanny, S. G Singapura, G. P. Tran, S. Zhou, Y. Hu, S. Crago, and V. K Prasanna, \"Energy Performance of FPGAs on Perfect Suite Kernels,\" in Proc. of IEEE High Performance Extreme Computing Conference (HPEC), 2014."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/2665671.2665678"},{"key":"e_1_3_2_1_26_1","unstructured":"\"Virtex UltraScale+ FPGA Data Sheet \" https:\/\/www.xilinx.com\/support\/documentation\/data_sheets\/ds923-virtex-ultrascale-plus.pdf"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-70550-5_17"},{"key":"e_1_3_2_1_28_1","unstructured":"L. Page S. Brin M. Rajeev and W. Terry \"The PageRank Citation Ranking: Bringing Order to the Web \" Technical Report 1998."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2014.50"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1468075.1468121"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1772690.1772756"},{"key":"e_1_3_2_1_32_1","volume-title":"Community Structure in Large Networks: Natural Cluster Sizes and the Absence of Large Well-Defined Clusters,\" in Internet Mathematics 6(1)","author":"Leskovec J.","year":"2009","unstructured":"J. Leskovec, K. Lang, A. Dasgupta, and M. Mahoney, \"Community Structure in Large Networks: Natural Cluster Sizes and the Absence of Large Well-Defined Clusters,\" in Internet Mathematics 6(1), 2009."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1772690.1772751"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2013.28"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/2600212.2600227"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2851141.2851145"},{"key":"e_1_3_2_1_37_1","first-page":"233","volume-title":"Graphie: Large-Scale Asynchronous Graph Traversals on Just a GPU,\" in Proc. of International Conference on Parallel Architectures and Compilation Techniques (PACT)","author":"Han W.","year":"2017","unstructured":"W. Han, D. Mawhirter, B. Wu, and M. Buland, \"Graphie: Large-Scale Asynchronous Graph Traversals on Just a GPU,\" in Proc. of International Conference on Parallel Architectures and Compilation Techniques (PACT), pp. 233--245, 2017."},{"key":"e_1_3_2_1_38_1","unstructured":"K. Lakhotia R. Kannan and V. K. Prasanna \"Accelerating PageRank using Partition-Centric Processing \" https:\/\/arxiv.org\/abs\/1709.07122"}],"event":{"name":"CF '18: Computing Frontiers Conference","location":"Ischia Italy","acronym":"CF '18","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 15th ACM International Conference on Computing Frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3203217.3203233","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3203217.3203233","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,22]],"date-time":"2026-04-22T16:40:13Z","timestamp":1776876013000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3203217.3203233"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5,8]]},"references-count":38,"alternative-id":["10.1145\/3203217.3203233","10.1145\/3203217"],"URL":"https:\/\/doi.org\/10.1145\/3203217.3203233","relation":{},"subject":[],"published":{"date-parts":[[2018,5,8]]},"assertion":[{"value":"2018-05-08","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}